Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAA7780 Datasheet(PDF) 19 Page - NXP Semiconductors

Part # SAA7780
Description  ThunderBird Q3D PCI Audio Accelerator
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA7780 Datasheet(HTML) 19 Page - NXP Semiconductors

Back Button SAA7780 Datasheet HTML 15Page - NXP Semiconductors SAA7780 Datasheet HTML 16Page - NXP Semiconductors SAA7780 Datasheet HTML 17Page - NXP Semiconductors SAA7780 Datasheet HTML 18Page - NXP Semiconductors SAA7780 Datasheet HTML 19Page - NXP Semiconductors SAA7780 Datasheet HTML 20Page - NXP Semiconductors SAA7780 Datasheet HTML 21Page - NXP Semiconductors SAA7780 Datasheet HTML 22Page - NXP Semiconductors SAA7780 Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 70 page
background image
ThunderBird Q3D PCI Audio
SAA7780
Accelerator
Philips Semiconductors
Product Specification
1999 Sep 30
19
Serial Configuration Port
Test Interface
PCLK
34
I-T
PCI Bus Clock Input
PCLK is the PCI bus clock input. It is used to synchronize all PCI
bus operations and typically runs at 33MHz.
RST#
33
I
PCI Bus Reset
An active low version of the system reset, this signal causes the PCI
interface to return to the idle states in all state machines and
asynchronously three-states all PCI bus signals. All registers will be
reset to their default values as well. The CODEC interface line
should be all driven inactive along with the external memory
interface. This reset will assert the DSP reset.
CFGDAT
101
I,PU-T
Serial Configuration Data
This pin is used to shift in PCI configuration data for the Subsystem
ID and the Subsystem Vendor ID in each of the PCI configuration
headers present in the SAA7780 chip. The Serial Configuration Port
is a standard I2C interface. This line should never be pulled low.
CFGCLK
102
O-T
Serial Configuration Clock
The serial clock is a 400 KHz clock generated from OSC and
supplied to an external serial EEPROM to synchronize the serial
configuration data.
TRI#
29
I-T
Tri-State Test Enable
When this pin is pulled low and RST# is pulsed asserted, all output
and I/O pins of the SAA7780 will be forced into a three-state
condition. Pulsed assertion of the RST# signal will release the
SAA7780 from this test mode.
NAND#
30
I-T
NAND Tree Test Enable
When this pin is pulled low and RST# is pulsed asserted, the
SAA7780 will enter the parametric NAND tree test mode. The
details of the NAND tree test mode are described later in this
document.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com