AM79C940JCSLASHW datasheet(78/144 Pages) AMD

78 / 144 page

Programmer’s Register Model (continued)

Addr

Mnemonic

Contents

R/W

FIFOCC

FIFO Configuration Control

XMTFW

Transmit FIFO Watermark (2 bits)

Assert TDTREQ after 8 write cycles can be made

Assert TDTREQ after 16 write cycles can be made

Assert TDTREQ after 32 write cycles can be made

RCVFW

Receive FIFO Watermark (2 bits)

Assert RDTREQ after 16 bytes are present

Assert RDTREQ after 32 bytes are present

Assert RDTREQ after 64 bytes are present

XMTFWU

Transmit FIFO Watermark Update–loads XMTFW bits

RCVFWU

Receive FIFO Watermark Update–loads

RCVFW bits

XMBRST

Select Transmit Burst mode

RCVBRST

Select Receive Burst mode

R/W

MACCC

Media Access Control (MAC) Configuration Control

PROM

Promiscuous mode

DXMT2PD

Disable Transmit Two Part Deferral

EMBA

Enable Modified Back-off Algorithm

–

DRCVPA

Disable Receive Physical Address

DRCVBC

Disable Receive Broadcast

ENXMT

Enable Transmit

ENRCV

Enable Receive

R/W

PLSCC

Physical Layer Signalling (PLS) Configuration Control

XMTSEL

Transmit Mode Select: 1➔ DO

± =1 during IDLE

PORTSEL [1:0]–Port Select (2 bits)

AUI selected

10BASE-T selected

DAI port selected

GPSI selected

ENPLSIO

Enable Status

R/W

AM79C940JC/W Datasheet(PDF) 78 Page - Advanced Micro Devices

AM79C940JC/W Datasheet(HTML) 78 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL