| Electronic Components Datasheet Search |
|
PIC16CR74E/SP Datasheet(PDF) 103 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16CR74E/SP Datasheet(HTML) 103 Page - Microchip Technology |
|
103 / 172 page ![]() © 2007 Microchip Technology Inc. DS21993C-page 101 PIC16CR7X 12.13 Watchdog Timer (WDT) The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external compo- nents. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watch- dog Timer Wake-up). The TO bit in the STATUS regis- ter will be cleared upon a Watchdog Timer time-out. The WDT can be permanently disabled by clearing Configuration bit, WDTE (Section 12.1 “Configuration Bits”). WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler), may be assigned using the OPTION_REG register. FIGURE 12-11: WATCHDOG TIMER BLOCK DIAGRAM TABLE 12-7: SUMMARY OF WATCHDOG TIMER REGISTERS Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset condition. 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed. Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 2007h Config. bits (1) BOREN(1) — CP0 PWRTEN(1) WDTEN FOSC1 FOSC0 81h,181h OPTION_REG RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 Legend: Shaded cells are not used by the Watchdog Timer. Note 1: See Register 12-1 for operation of these bits. From TMR0 Clock Source (Figure 5-1) To TMR0 (Figure 5-1) Postscaler WDT Timer WDT Enable Bit 0 1 M U X PSA 8-to-1 MUX PS2:PS0 0 1 MUX PSA WDT Time-out Note: PSA and PS2:PS0 are bits in the OPTION_REG register. 8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |