MPC8280 datasheet(898/1386 Pages) FREESCALE

898 / 1386 page

Multi-Channel Controllers (MCCs)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

29-8

Freescale Semiconductor

29.3.1.2

Interrupt Mask (INTMSK)—HDLC Mode

The interrupt mask (INTMSK) provides bits for enabling/disabling the reporting of each possible event

defined in the interrupt circular table entry. For descriptions of each event bit, refer to Section 29.8.1.1,

“Interrupt Circular Table Entry.”

To enable an interrupt, set the corresponding bit. If a bit is cleared, no interrupt request is generated and

no new entry is written in the circular interrupt table. The user must initialize INTMSK prior to operation.

Reserved bits should remain cleared.

29.3.1.3

Channel Mode Register (CHAMR)—HDLC Mode

The channel mode register (CHAMR) is a user-initialized register, shown in Figure 29-4. For a

descriptions of CHAMR in transparent and SS7 modes, refer to Section 29.3.2.3 and Section 29.3.4.1

respectively. For channels that are used in conjunction with CES functionality, the user should refer to

Section 29.3.3.2, “Channel Mode Register (CHAMR)—AAL1 CES,” for additional information.

CHAMR fields are described in Table 29-4.

DTB

Data bus indicator. Selects the bus that handles transfers to and from data buffers.

0 60x bus SDMA

1 Local bus SDMA

BDB

BD bus. Selects the bus that handles transfers to/from BD and interrupt circular tables.

0 60x bus SDMA used for accessing BDs

1 Local bus SDMA used for accessing BDs

56789

Interrupt Entry

—

TXB

—

NID

IDL

MRF RXF BSY RXB

INTMSK

—

Mask Bits

—

Mask Bits

Figure 29-3. INTMSK Mask Bits

456789

Field MODE POL

IDLM

—

CRC

—

RQN

NOF

Reset

—

R/W

Offset

0x1A

Figure 29-4. Channel Mode Register (CHAMR)

Table 29-3. TSTATE High-Byte Field Descriptions (continued)

Bits

Name

Description

MPC8280 Datasheet(PDF) 898 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 898 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL