Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 1227 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1227 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1223Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1224Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1225Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1226Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1227Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1228Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1229Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1230Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1231Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1227 / 1386 page
background image
ATM Transmission Convergence Layer
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
35-11
35.4.2.2
TC Layer General Status Register (TCGSR)
Figure 35-9 shows the TC layer general status register (TCGSR), which records the cell delineation and
transmit FIFO status for all TC blocks.
Table 35-6 describes TCGSR fields.
f
35.4.3
TC Layer Cell Counters
Each TC block maintains six memory-mapped 16-bit performance cell counters that are updated during
operation and can be read by the host. If a counter overflows, it wraps back to zero and generates a
maskable interrupt. These counters are automatically cleared when read if TCMODE[CM] = 0; see
Section 35.4.1.1, “TC Layer Mode Registers 1–8 (TCMODEx).”
35.4.3.1
Received Cell Counters 1–8 (TC_RCC
x)
This cell counter is updated whenever a received cell without HEC errors is passed to the Rx UTOPIA
FIFO.
35.4.3.2
Transmitted Cell Counters 1–8 (TC_TCC
x)
This cell counter is updated whenever the transmission of a cell is completed.
3
TC4
One bit or more is set in TC4 event register.
4
TC5
One bit or more is set in TC5 event register.
5
TC6
One bit or more is set in TC6 event register.
6
TC7
One bit or more is set in TC7 event register.
7
TC8
One bit or more is set in TC8 event register.
01
23
45
67
8
15
Field CD1
CD2
CD3
CD4
CD5
CD6
CD7
CD8
—
Reset
0000_0000_0000_0000
R/W
R
Figure 35-9. TC Layer General Status Register (TCGSR)
Table 35-6. TCGSR Field Descriptions
Bits
Name
Description
0–7
CDx
Cell Delineation. The cell delineation state machine status of TCx.
0 Cell delineation state machine is in Hunt or Pre-Synch modes.
1 Cell delineation machine is in Synch mode.
8–15
—
Reserved
Table 35-5. TCGER Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com