Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

HE84G762B Datasheet(PDF) 12 Page - King blillion Electronics Co.,Ltd.

Part # HE84G762B
Description  8-BIT MICRO-CONTROLLER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  KB [King blillion Electronics Co.,Ltd.]
Direct Link  
Logo KB - King blillion Electronics Co.,Ltd.

HE84G762B Datasheet(HTML) 12 Page - King blillion Electronics Co.,Ltd.

Back Button HE84G762B Datasheet HTML 8Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 9Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 10Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 11Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 12Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 13Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 14Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 15Page - King blillion Electronics Co.,Ltd. HE84G762B Datasheet HTML 16Page - King blillion Electronics Co.,Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 60 page
background image
KING BILLION ELECTRONICS CO., LTD
駿
億
電
子
股
份
有
限
公
司
HE84G762B
HE80004 Series
June 1, 2004
12
V0.92
This specification is subject to change without notice. Please contact sales person for the latest version before use.
ROM through the address and data buses.
The bit 14 ~ 15 bit of 16-bit logical program address can be mapped to any one (16K bytes per page) of
256 pages through mapping registers PSA1, PSA2, PSA3. As logical page 0 can not be moved and is
always physical page 0, the PSA1 ~ PSA3 contain the physical page addresses of logical pages 1 ~ 3.
Logical Address
A15 A14 A13 A12 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Page Addr. A13 A12 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
A[15..14]
Logical Page
Physical Page Address Physical Address
00
0
0
00A[13..0]
01
1
PSA1
PSA1+A[13..0]
10
2
PSA2
PSA2+A[13..0]
11
3
PSA3
PSA3+A[13..0]
Register Address
Type
Bits Definition
Reset
PSA1
0x2C
R/W
A21
A20
A19
A18
A17
A16
A15
A14
0x01
PSA2
0x2D
R/W
A21
A20
A19
A18
A17
A16
A15
A14
0x02
PSA3
0x2E
R/W
A21
A20
A19
A18
A17
A16
A15
A14
0x03
There are four configurations for external memory as determined by mask option MO_PMODE. For
example, when option 0 is selected, 512K bytes of internal ROM will occupy the address range from
0x000000 ~ 0x07FFFF of memory space, while CS1 controls external memory device whose address
ranges from 0x200000 to 3FFFFF, etc.
MO_ PMODE [1..0]
Configuration
00
Option 0
01
Option 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com