ACT2861 datasheet(5/97 Pages) QORVO

5 / 97 page

Data Sheet Rev. F, April 2022 | Subject to change without notice

5 of 97

www.qorvo.com

ACT2861

30V Buck-Boost Charger with Integrated MOSFETs and OTG

PIN DESCRIPTIONS

NAME

DESCRIPTION

AGND

Analog Ground. Kelvin connect AGND to the PGND plane.

Battery temperature sensing input. Connect a negative temperature coefficient thermistor

between TH and AGND. This pin provides a constant current output, and the voltage at

this pin is used for temperature calculation. If temperature sensing is not used, leave TH

open and set register bit “DIS_TH” to a 1

INTBP

Internal Voltage Bypass - Connect a 100nF ceramic capacitor between INTBP and

AGND

VREG

Internal VREG LDO output. The output voltage is programmable from 2V to 5.1V. Connect

a 1.0uF between VREG and AGND. The maximum current capability for this pin is 100mA.

5, 20

PGND

Power Ground. Connect to large ground plane on PCB with thermal vias.

SDA

I2C Data Input and Output. Needs an external pull up resistor.

SCL

I2C Clock Input. Needs an external pull up resistor.

nOTG

OTG Enable Input. The OTG mode is active when this pin is pulled low and the EN_OTG

bit = 1. In OTG mode, the converter works in reverse operation mode, and power is

transferred from battery to VIN.

SHIPM

Shipping Mode input. Shorting this pin to GND for 32ms enables the IC. If not used,

connect SHIPM to AGND.

nIRQ

Interrupt Open-Drain Output. nIRQ goes low to indicate a fault condition. nIRQ is

referenced to AGND.

OLIM

Output Fast charge current setting pin. Connect a resistor from OLIM to AGND to

program the output current in normal charge mode.

VBATS

VBAT Sense Input – Kelvin connect close the battery to sense the battery voltage.

OSRN

Output current sense resistor negative input.

OSRP

Output current sense resistor positive input.

HSB2

High Side Bias Boot-strap pin. This provides power to the internal high-side MOSFET

gate driver circuitry. Connect a 47nF capacitor from HSB2 to SW2 pin

16, 17

VBAT

Charging Power Output pin. Connect this pin to 22uF-100uF ceramic capacitors placed

as close to the IC as possible.

18, 19, 33

SW2

Power switching output to external inductor.

21, 22, 34

SW1

Power switching output to external inductor.

23, 24, 35

VIN

Input voltage pin. Place a 22uF to 44uF decoupling capacitor between VIN and PGND.

HSB1

High Side Bias Boot-strap pin. This provides power to the internal high-side MOSFET

gate driver circuitry. Connect a 47nF capacitor from HSB1 to SW1 pin

ISRP

Input current sense resistor positive input.

ISRN

Input current sense resistor negative input.

nCHG

Open drain charge status indicator. nCHG = L indicates charging is in progress. nCHG =

HIZ indicates charge complete or charger disabled. nCHG = H to L at 1Hz indicates a

fault condition.

ILIM

Input current limit and OTG output current setting pin. Connect a resistor from ILIM to

AGND to program the input current when operating in normal mode and to program the

output current when operating in OTG Mode.

ACT2861 Datasheet(PDF) 5 Page - Qorvo, Inc

ACT2861 Datasheet(HTML) 5 Page - Qorvo, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL