 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPC8358E Datasheet(PDF) 22 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358E Datasheet(HTML) 22 Page - Freescale Semiconductor, Inc |
|
|
22 / 96 page  MPC8358E PowerQUICC™ II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 1 22 Freescale Semiconductor DDR and DDR2 SDRAM Figure 5 shows the DDR SDRAM output timing for address skew with respect to any MCK. Figure 5. Timing Diagram for tAOSKEW Measurement Figure 6 provides the AC test load for the DDR bus. Figure 6. DDR AC Test Load Table 20. DDR and DDR2 SDRAM Measurement Conditions Symbol DDR DDR2 Unit Notes VTH MVREF ± 0.31 V MVREF ± 0.25 V V 1 VOUT 0.5 × GVDD 0.5 × GVDD V2 Notes: 1. Data input threshold measurement point. 2. Data output measurement point. ADDR/CMD MCK[n] MCK[n] tMCK tAOSKEW(max) CMD NOOP tAOSKEW(min) ADDR/CMD CMD NOOP Output Z0 = 50 Ω GVDD/2 RL = 50 Ω |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
