| Electronic Components Datasheet Search |
|
MPC8358E Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358E Datasheet(HTML) 49 Page - Freescale Semiconductor, Inc |
|
49 / 96 page ![]() MPC8358E PowerQUICC™ II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 1 Freescale Semiconductor 49 I 2C 11.1 I2C DC Electrical Characteristics Table 43 provides the DC electrical characteristics for the I2C interface of the device. 11.2 I2C AC Electrical Specifications Table 44 provides the AC timing parameters for the I2C interface of the device. Table 43. I2C DC Electrical Characteristics At recommended operating conditions with OVDD of 3.3 V ± 10%. Parameter Symbol Min Max Unit Notes Input high voltage level VIH 0.7 × OVDD OVDD + 0.3 V Input low voltage level VIL –0.3 0.3 × OVDD V Low level output voltage VOL 00.4 V 1 Output fall time from VIH(min) to VIL(max) with a bus capacitance from 10 to 400 pF tI2KLKV 20 + 0.1 × CB 250 ns 2 Pulse width of spikes which must be suppressed by the input filter tI2KHKL 050 ns 3 Capacitance for each I/O pin CI —10 pF Input current (0 V ≤VIN ≤ OVDD) IIN —±10 μA4 Notes: 1. Output voltage (open drain or open collector) condition = 3 mA sink current. 2. CB = capacitance of one bus line in pF. 3. Refer to the MPC8360E Integrated Communications Processor Reference Manual, Rev. 2 for information on the digital filter used. 4. I/O pins will obstruct the SDA and SCL lines if OVDD is switched off. Table 44. I2C AC Electrical Specifications All values refer to VIH (min) and VIL (max) levels (see Table 43). Parameter Symbol1 Min Max Unit SCL clock frequency fI2C 0400 kHz Low period of the SCL clock tI2CL 1.3 — μs High period of the SCL clock tI2CH 0.6 — μs Setup time for a repeated START condition tI2SVKH 0.6 — μs Hold time (repeated) START condition (after this period, the first clock pulse is generated) tI2SXKL 0.6 — μs Data setup time tI2DVKH 100 — νσ Data hold time: CBUS compatible masters I2C bus devices tI2DXKL — 0 2 — 0.9 3 μs Rise time of both SDA and SCL signals tI2CR 20 + 0.1 Cb 4 300 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |