| Electronic Components Datasheet Search |
|
MPC8358E Datasheet(PDF) 80 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358E Datasheet(HTML) 80 Page - Freescale Semiconductor, Inc |
|
80 / 96 page ![]() MPC8358E PowerQUICC™ II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 1 80 Freescale Semiconductor Clocking NOTE Core VCO frequency = Core frequency × VCO divider. VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 800–1800 MHz. Having a core frequency below the CSB frequency is not a possible option because the core frequency must be equal to or greater than the CSB frequency. 10 0001 01:1 ÷8 11 0001 01:1 ÷8 00 0001 1 1.5:1 ÷2 01 0001 1 1.5:1 ÷4 10 0001 1 1.5:1 ÷8 11 0001 1 1.5:1 ÷8 00 0010 02:1 ÷2 01 0010 02:1 ÷4 10 0010 02:1 ÷8 11 0010 02:1 ÷8 00 0010 1 2.5:1 ÷2 01 0010 1 2.5:1 ÷4 10 0010 1 2.5:1 ÷8 11 0010 1 2.5:1 ÷8 00 0011 03:1 ÷2 01 0011 03:1 ÷4 10 0011 03:1 ÷8 11 0011 03:1 ÷8 Table 71. e300 Core PLL Configuration (continued) RCWL[COREPLL] core_clk : csb_clk Ratio VCO divider 0-1 2-5 6 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |