MPC8358E datasheet(78/96 Pages) FREESCALE

Part #	MPC8358E

Description	PowerQUICC??II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications

PDF	96 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

78 / 96 page

MPC8358E PowerQUICC™ II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 1

Freescale Semiconductor

Clocking

System VCO Frequency = csb_clk × VCO divider

As described in Section 22, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset

configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the

primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 70

shows the expected frequency values for the CSB frequency for select csb_clk to CLKIN/PCI_SYNC_IN

ratios.

Table 70. CSB Frequency Options

CFG_CLKIN_DIV

at reset 1

SPMF

csb_clk :

Input Clock

Ratio 2

Input Clock Frequency (MHz)2

16.67

33.33

66.67

csb_clk Frequency (MHz)

Low

0010

2 : 1

133

Low

0011

3 : 1

100

200

Low

0100

4 : 1

100

133

266

Low

0101

5 : 1

125

166

333

Low

0110

6 : 1

100

150

200

Low

0111

7 : 1

116

175

233

Low

1000

8 : 1

133

200

266

Low

1001

9 : 1

150

225

300

Low

1010

10 : 1

166

250

333

Low

1011

11 : 1

183

275

Low

1100

12 : 1

200

300

Low

1101

13 : 1

216

325

Low

1110

14 : 1

233

Low

1111

15 : 1

250

Low

0000

16 : 1

266

MPC8358E Datasheet(PDF) 78 Page - Freescale Semiconductor, Inc

MPC8358E Datasheet(HTML) 78 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL