STM32WBA62CG datasheet(22/185 Pages) STMICROELECTRONICS

22 / 185 page

Functional overview

STM32WBA6xxx

22/185

DS14736 Rev 1

3.6

Embedded SRAMs

SRAM1 and SRAM2 are the main embedded SRAMs, each with specific features. These

memories can be used for peripherals background autonomous mode (BAM).

The SRAMs can be powered down in Stop mode to reduce consumption:

•

SRAM1: up to seven 64-Kbyte blocks (up to 448 Kbytes), can be retained in Standby

mode

•

SRAM2: one 64-Kbyte block with parity, can be retained in Standby mode.

3.6.1

SRAMs TrustZone security

When TrustZone security is enabled, SRAMs are secure after reset. SRAM1 and SRAM2

can be programmed as secure or nonsecure by blocks, using the block-based memory

protection controller (MPCBB).

The granularity of SRAM secure block based is a page of 512 bytes.

3.6.2

SRAMs privilege protection

The SRAM1 and SRAM2 can be programmed as privileged or unprivileged by blocks, using

the MPCBB. The granularity of SRAM block-based privilege is a page of 512 bytes.

3.7

TrustZone security architecture

The security architecture is based on Arm TrustZone with the Armv8-M main extension.

The TZEN option bit in the FLASH_OPTR register activates the TrustZone security.

When TrustZone is enabled, the SAU (security attribution unit) and IDAU (implementation

defined attribution unit) define the access permissions based on secure and nonsecure

state.

•

SAU: up to eight SAU configurable regions are available for security attribution.

•

IDAU: provides a first memory partition as nonsecure or nonsecure callable attributes.

It is then combined with the results from the SAU security attribution and the higher

security state is selected.

Based on IDAU security attribution, the flash memory, system SRAM and peripheral

memory space is aliased twice for secure and nonsecure states.

Table 5 shows an example of typical SAU regions configuration based on IDAU regions.

Table 5. Example of memory map security attribution versus SAU configuration regions

Region description

Address range

IDAU security

attribution

SAU security

attribution typical

configuration

Final security

attribution

ICACHE Re-mappable

(Reserved)

0x0000 0000

0x07FF FFFF

Nonsecure

Secure or nonsecure or nonsecure callable

Code

flash memory and SRAM

0x0800 0000

0x0BFF FFFF

Nonsecure

0x0C00 0000

0x0FFF FFFF

Nonsecure callable

Secure or NSC

STM32WBA62CG Datasheet(PDF) 22 Page - STMicroelectronics

STM32WBA62CG Datasheet(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL