42 / 70 page

LPC1766_0.02
© NXP B.V. 2008. All rights reserved.
Objective data sheet
Rev. 00.02 — 12 August 2008
42 of 70
NXP Semiconductors
LPC1766
Fast communication chip
10.1 Power consumption
Conditions: Tamb = 25 °C; active mode entered executing code from flash; core voltage 2.7 V; all
peripherals enabled but not configured to run.
Fig 6.
IREGact(3V3) at different core frequencies (active mode)
Conditions: Tamb = 25 °C; active mode entered executing code from flash; all peripherals enabled
but not configured to run.
Fig 7.
IREGact(3V3) at different core voltages VREG(3V3) (active mode)
core frequency (MHz)
0
80
60
40
20
002aad951
20
10
30
40
IREGact
(mA)
0
tbd
core voltage (V)
2.4
3.6
3.2
2.8
002aad950
20
10
30
40
IREGact
(mA)
0
10 MHz
40 MHz
80 MHz
tbd