| Electronic Components Datasheet Search |
|
SPMCK16Z4MPV20 Datasheet(PDF) 270 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SPMCK16Z4MPV20 Datasheet(HTML) 270 Page - Freescale Semiconductor, Inc |
|
270 / 500 page ![]() GENERAL-PURPOSE TIMER M68HC16 Z SERIES 11-6 USER’S MANUAL The CPU16 recognizes only interrupt request signals of a priority greater than the con- dition code register interrupt priority (IP) mask value. When the CPU acknowledges an interrupt request, the priority of the acknowledged request is written to the IP mask and driven out on the IMB address lines. When the IP mask value driven out on the address lines is the same as the IRL value, the GPT contends for arbitration priority. GPT arbitration priority is determined by the value of IARB[3:0] in GPTMCR. Each MCU module that can make interrupt requests must be assigned a non-zero IARB value to implement an arbitration scheme. Arbitra- tion is performed by serial assertion of IARB[3:0] bit values. When the GPT wins interrupt arbitration, it responds to the CPU interrupt acknowledge cycle by placing an interrupt vector number on the data bus. The vector number is used to calculate displacement into the CPU16 exception vector table. Vector num- bers are formed by concatenating the value in ICR IVBA[3:0] with a 4-bit value sup- plied by the GPT when an interrupt request is made. Hardware prevents the vector number from changing while it is being driven out on the IMB. Vector number assign- ment is shown in Table 11-2. At reset, IVBA[3:0] is initialized to $0. To enable interrupt-driven timer operation, the upper nibble of a user-defined vector number ($40 – $FF) must be written to IVBA, and interrupt handler routines must be located at the addresses pointed to by the corre- sponding vector. NOTE IVBA[3:0] must be written before GPT interrupts are enabled, or the GPT could supply a vector number ($00 to $0F) that corresponds to an assigned or reserved exception vector. The internal GPT interrupt priority hierarchy is shown in Table 11-2. The lower the in- terrupt source number, the higher the priority. A single GPT interrupt source can be given priority over all other GPT interrupt sources by assigning the priority adjust field (IPA[3:0]) in the ICR a value equal to its source number. Table 11-2 GPT Interrupt Sources Name Source Number Source Vector Number — 0000 Adjusted channel IVBA : 0000 IC1 0001 Input capture 1 IVBA : 0001 IC2 0010 Input capture 2 IVBA : 0010 IC3 0011 Input capture 3 IVBA : 0011 OC1 0100 Output compare 1 IVBA : 0100 OC2 0101 Output compare 2 IVBA : 0101 OC3 0110 Output compare 3 IVBA : 0110 OC4 0111 Output compare 4 IVBA : 0111 IC4/OC5 1000 Input capture 4/output compare 5 IVBA : 1000 TO 1001 Timer overflow IVBA : 1001 PAOV 1010 Pulse accumulator overflow IVBA : 1010 PAI 1011 Pulse accumulator input IVBA : 1011 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |