PIC18LF4331 datasheet(100/392 Pages) MICROCHIP

100 / 392 page

PIC18F2331/2431/4331/4431

DS39616D-page 100

 2010 Microchip Technology Inc.

INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-1

U-0

R/W-1

U-0

R/W-1

RBPU

INTEDG0

INTEDG1

INTEDG2

—TMR0IP

—RBIP

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

RBPU:

PORTB Pull-up Enable bit

= All PORTB pull-ups are disabled

= PORTB pull-ups are enabled by individual port latch values

bit 6

INTEDG0:

External Interrupt 0 Edge Select bit

= Interrupt on rising edge

= Interrupt on falling edge

bit 5

INTEDG1:

External Interrupt 1 Edge Select bit

= Interrupt on rising edge

= Interrupt on falling edge

bit 4

INTEDG2:

External Interrupt 2 Edge Select bit

= Interrupt on rising edge

= Interrupt on falling edge

bit 3

Unimplemented:

Read as ‘0’

bit 2

TMR0IP:

TMR0 Overflow Interrupt Priority bit

=High priority

= Low priority

bit 1

Unimplemented:

Read as ‘0’

bit 0

RBIP:

RB Port Change Interrupt Priority bit

=High priority

= Low priority

Note:

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding

enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear

prior to enabling an interrupt. This feature allows for software polling.

PIC18LF4331 Datasheet(PDF) 100 Page - Microchip Technology

PIC18LF4331 Datasheet(HTML) 100 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL