Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8912GEFL/V Datasheet(PDF) 60 Page - Wolfson Microelectronics plc

Part # WM8912GEFL/V
Description  Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8912GEFL/V Datasheet(HTML) 60 Page - Wolfson Microelectronics plc

Back Button WM8912GEFL/V Datasheet HTML 56Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 57Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 58Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 59Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 60Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 61Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 62Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 63Page - Wolfson Microelectronics plc WM8912GEFL/V Datasheet HTML 64Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 128 page
background image
WM8912
Production Data
w
PD, Rev 4.0, September 2010
60
BCLK AND LRCLK CONTROL
The audio interface can be programmed to operate in master mode or slave mode using the
BCLK_DIR and LRCLK_DIR register bits. In master mode, the BCLK and LRCLK signals are
generated by the WM8912 when either of the DACs is enabled. In slave mode, the BCLK and
LRCLK clock outputs are disabled by default to allow another digital audio interface to drive these
pins.
It is also possible to force the BCLK or LRCLK signals to be output using BCLK_DIR and
LRCLK_DIR, allowing mixed master and slave modes. The BCLK_DIR and LRCLK_DIR fields are
defined in Table 35.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R25 (19h)
Audio
Interface 1
6
BCLK_DIR
0
Audio Interface BCLK Direction
0 = BCLK is input
1 = BCLK is output
R26 (1Ah)
Audio
Interface 2
4:0
BCLK_DIV
[4:0]
0_0100
BCLK Frequency (Master Mode)
00000 = SYSCLK
00001 = SYSCLK / 1.5
00010 = SYSCLK / 2
00011 = SYSCLK / 3
00100 = SYSCLK / 4
00101 = SYSCLK / 5
00110 = SYSCLK / 5.5
00111 = SYSCLK / 6
01000 = SYSCLK / 8 (default)
01001 = SYSCLK / 10
01010 = SYSCLK / 11
01011 = SYSCLK / 12
01100 = SYSCLK / 16
01101 = SYSCLK / 20
01110 = SYSCLK / 22
01111 = SYSCLK / 24
10000 = SYSCLK / 25
10001 = SYSCLK / 30
10010 = SYSCLK / 32
10011 = SYSCLK / 44
10100 = SYSCLK / 48
R27 (1Bh)
Audio
Interface 3
11
LRCLK_DIR
0
Audio Interface LRC Direction
0 = LRC is input
1 = LRC is output
10:0
LRCLK_RATE
[10:0]
000_0100
_0000
LRC Rate (Master Mode)
LRC clock output = BCLK / LRCLK_RATE
Integer (LSB = 1)
Valid range: 8 to 2047
Table 35 Digital Audio Interface Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com