| Electronic Components Datasheet Search |
|
WM8912GEFL/V Datasheet(PDF) 90 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8912GEFL/V Datasheet(HTML) 90 Page - Wolfson Microelectronics plc |
|
90 / 128 page ![]() WM8912 Production Data w PD, Rev 4.0, September 2010 90 POWER-ON RESET The WM8912 includes an internal Power-On-Reset (POR) circuit, which is used to reset the digital logic into a default state after power up. The POR circuit is powered from AVDD and monitors DCVDD. The internal POR ¯¯¯ signal is asserted low when AVDD and DCVDD are below minimum thresholds. The specific behaviour of the circuit will vary, depending on the relative timing of the supply voltages. Typical scenarios are illustrated in Figure 54 and Figure 55. DCVDD Vpord_on 0V AVDD 0V Vpora Vpora_off LO HI Internal POR Device ready POR active POR active POR undefined Figure 54 Power On Reset Timing - AVDD Enabled First Figure 55 Power On Reset Timing - DCVDD Enabled First |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |