OR2C04A datasheet(41/192 Pages) ETC

41 / 192 page

Data Sheet

June 1999

ORCA Series 2 FPGAs

Lucent Technologies Inc.

FPGA States of Operation (continued)

5-4482(F)

Figure 37. Initialization/Configuration/Start-Up Waveforms

INITIALIZATION

CONFIGURATION

START-UP

OPERATION

VDD

RESET

PRGM

INIT

M[3:0]

CCLK

HDC

LDC

DONE

USER I/O

INTERNAL

RESET

(gsm)

All OR2CxxA I/Os operate as TTL inputs during config-

uration (OR2TxxA/OR2TxxB I/Os are CMOS-only). All

I/Os that are not used during the configuration process

are 3-stated with internal pull-ups. During configura-

tion, the PLC latch/FFs are held set/reset and the inter-

nal BIDI buffers are 3-stated. The TRIDIs in the PICs

are not 3-stated. The combinatorial logic begins to

function as the FPGA is configured. Figure 37 shows

the general waveform of the initialization, configuration,

and start-up states.

Configuration

The

ORCA Series FPGA functionality is determined by

the state of internal configuration RAM. This configura-

tion RAM can be loaded in a number of different

modes. In these configuration modes, the FPGA can

act as a master or a slave of other devices in the sys-

tem. The decision as to which configuration mode to

use is a system design issue. The next section dis-

cusses configuration in detail, including the configura-

tion data format and the configuration modes used to

load the configuration data in the FPGA.

OR2C04A Datasheet(PDF) 41 Page - List of Unclassifed Manufacturers

OR2C04A Datasheet(HTML) 41 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL