IMX53IEC datasheet(76/173 Pages) FREESCALE

76 / 173 page

i.MX53 Applications Processors for Industrial Products, Rev. 6

Freescale Semiconductor

Electrical Characteristics

Figure 39. MII Transmit Signal Timing Diagram

4.7.5.3

MII Async Inputs Signal Timing (FEC_CRS and FEC_COL)

Table 53 lists MII asynchronous inputs signal timing information. Figure 40 shows MII asynchronous

input timings listed in Table 53.

Figure 40. MII Async Inputs Timing Diagram

4.7.5.4

MII Serial Management Channel Timing (FEC_MDIO and FEC_MDC)

Table 54 lists MII serial management channel timings. Figure 41 shows MII serial management channel

timings listed in Table 54. The MDC frequency should be equal to or less than 2.5 MHz to be compliant

with the IEEE 802.3 MII specification. However, the FEC can function correctly with a maximum MDC

frequency of 15 MHz.

Table 53. MII Async Inputs Signal Timing

Num

Characteristic 1

1 Test conditions: 25pF on each output signal.

Min

Max

Unit

M92

2 FEC_COL has the same timing in 10 Mbit 7-wire interface mode.

FEC_CRS to FEC_COL minimum pulse width

1.5

—

FEC_TX_CLK period

Table 54. MII Transmit Signal Timing

Characteristics1

Min

Max

Unit

M10

FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)

—

M11

FEC_MDC falling edge to FEC_MDIO output valid (max propagation delay)

—

M12

FEC_MDIO (input) to FEC_MDC rising edge setup

—

FEC_TX_CLK (input)

FEC_TXD[3:0] (outputs)

FEC_TX_EN

FEC_TX_ER

FEC_CRS, FEC_COL

IMX53IEC Datasheet(PDF) 76 Page - Freescale Semiconductor, Inc

IMX53IEC Datasheet(HTML) 76 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL