MSP430F5259IRGCT datasheet(37/112 Pages) TI1

37 / 112 page

MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256

MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252

www.ti.com

SLAS903B – MAY 2013 – REVISED NOVEMBER 2015

5.39 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1)

(see Figure 5-15 and Figure 5-16)

PARAMETER

TEST CONDITIONS

VCC

VIO

MIN

MAX

UNIT

1.8 V

1.62 V to 1.80 V

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

tSTE,LEAD

STE lead time, STE low to clock

2.4 V

1.62 V to 1.98 V

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

1.8 V

1.62 V to 1.80 V

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

STE lag time, Last clock to STE

tSTE,LAG

high

2.4 V

1.62 V to 1.98 V

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

1.8 V

1.62 V to 1.80 V

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

STE access time, STE low to SOMI

tSTE,ACC

data out

2.4 V

1.62 V to 1.98 V

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

1.8 V

1.62 V to 1.80 V

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

STE disable time, STE high to

tSTE,DIS

SOMI high impedance

2.4 V

1.62 V to 1.98 V

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

1.8 V

1.62 V to 1.80 V

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

tSU,SI

SIMO input data setup time

2.4 V

1.62 V to 1.98 V

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

1.8 V

1.62 V to 1.80 V

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

tHD,SI

SIMO input data hold time

2.4 V

1.62 V to 1.98 V

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

UCLK edge to SOMI valid,

1.8 V

1.62 V to 1.80 V

CL = 20 pF,

3.0 V

1.62 V to 1.98 V

PMMCOREV = 0

tVALID,SO

SOMI output data valid time(2)

UCLK edge to SOMI valid,

2.4 V

1.62 V to 1.98 V

CL = 20 pF,

3.0 V

1.62 V to 1.98 V

PMMCOREV = 3

1.8 V

1.62 V to 1.80 V

CL = 20 pF,

PMMCOREV = 0

3.0 V

1.62 V to 1.98 V

tHD,SO

SOMI output data hold time(3)

2.4 V

1.62 V to 1.98 V

CL = 20 pF,

PMMCOREV = 3

3.0 V

1.62 V to 1.98 V

(1)

fUCxCLK = 1/2tLO/HI with tLO/HI ≥ max(tVALID,MO(Master) + tSU,SI(USCI), tSU,MI(Master) + tVALID,SO(USCI)).

For the master parameters tSU,MI(Master) and tVALID,MO(Master) see the SPI parameters of the attached slave.

(2)

Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams

in Figure 5-15 and Figure 5-16.

(3)

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-15

and Figure 5-16.

Specifications

Submit Documentation Feedback

Product Folder Links: MSP430F5259 MSP430F5258 MSP430F5257 MSP430F5256 MSP430F5255 MSP430F5254

MSP430F5253 MSP430F5252

MSP430F5259IRGCT Datasheet(PDF) 37 Page - Texas Instruments

MSP430F5259IRGCT Datasheet(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL