MSP430F5259IRGCT datasheet(12/112 Pages) TI1

12 / 112 page

MSP430F5259, MSP430F5258, MSP430F5257, MSP430F5256

MSP430F5255, MSP430F5254, MSP430F5253, MSP430F5252

SLAS903B – MAY 2013 – REVISED NOVEMBER 2015

www.ti.com

Table 4-1. Terminal Functions (continued)

TERMINAL

NO.(2)

I/O(1)

SUPPLY

DESCRIPTION

NAME

RGC

ZQE

General-purpose digital I/O with reconfigurable port mapping

secondary function

Default mapping: Clock signal input – USCI_B1 SPI slave

P4.3/PM_UCB1CLK/

mode

I/O

DVIO

PM_UCA1STE(5)

Default mapping: Clock signal output – USCI_B1 SPI master

mode

Default mapping: Slave transmit enable – USCI_A1 SPI mode

General-purpose digital I/O with reconfigurable port mapping

secondary function

P4.4/PM_UCA1TXD/

I/O

DVIO

PM_UCA1SIMO(5)

Default mapping: Transmit data – USCI_A1 UART mode

Default mapping: Slave in, master out – USCI_A1 SPI mode

General-purpose digital I/O with reconfigurable port mapping

secondary function

P4.5/PM_UCA1RXD/

I/O

DVIO

PM_UCA1SOMI(5)

Default mapping: Receive data – USCI_A1 UART mode

Default mapping: Slave out, master in – USCI_A1 SPI mode

General-purpose digital I/O with reconfigurable port mapping

secondary function

P4.6/PM_UCA3TXD/

I/O

DVIO

PM_UCA3SIMO(5)

Default mapping: Transmit data – USCI_A3 UART mode

Default mapping: Slave in, master out – USCI_A3 SPI mode

General-purpose digital I/O with reconfigurable port mapping

secondary function

P4.7/PM_UCA3RXD/

I/O

DVIO

PM_UCA3SOMI(5)

Default mapping: Receive data – USCI_A3 UART mode

Default mapping: Slave out, master in – USCI_A3 SPI mode

General-purpose digital I/O

P7.0/UCA2TXD/UCA2SIMO (5)

B8, B9

I/O

DVIO

Transmit data – USCI_A2 UART mode

Slave in, master out – USCI_A2 SPI mode

General-purpose digital I/O

P7.1/UCA2RXD/UCA2SOMI (5)

I/O

DVIO

Receive data – USCI_A2 UART mode

Slave out, master in – USCI_A2 SPI mode

General-purpose digital I/O

Clock signal input – USCI_B2 SPI slave mode

P7.2/UCB2CLK/UCA2STE(5)

I/O

DVIO

Clock signal output – USCI_B2 SPI master mode

Slave transmit enable – USCI_A2 SPI mode

General-purpose digital I/O

P7.3/UCB2SIMO/UCB2SDA(5)

I/O

DVIO

Slave in, master out – USCI_B2 SPI mode

I2C data – USCI_B2 I2C mode

General-purpose digital I/O

P7.4/UCB2SOMI/UCB2SCL(5)

I/O

DVIO

Slave out, master in – USCI_B2 SPI mode

I2C clock – USCI_B2 I2C mode

General-purpose digital I/O

Slave transmit enable – USCI_B2 SPI mode

P7.5/UCB2STE/UCA2CLK(5)

I/O

DVIO

Clock signal input – USCI_A2 SPI slave mode

Clock signal output – USCI_A2 SPI master mode

BSLEN(5)

DVIO

BSL enable with internal pulldown

Terminal Configuration and Functions

Submit Documentation Feedback

Product Folder Links: MSP430F5259 MSP430F5258 MSP430F5257 MSP430F5256 MSP430F5255 MSP430F5254

MSP430F5253 MSP430F5252

MSP430F5259IRGCT Datasheet(PDF) 12 Page - Texas Instruments

MSP430F5259IRGCT Datasheet(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL