| Electronic Components Datasheet Search |
|
MB9B360R Datasheet(PDF) 84 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB9B360R Datasheet(HTML) 84 Page - Cypress Semiconductor |
|
84 / 166 page ![]() Document Number: 002-04872 Rev.*A Page 84 of 166 MB9B360R Series 12.4.9 GPIO Output Characteristics (VCC = 2.7V to 5.5V, VSS = 0V) Parameter Symbol Pin name Conditions Value Unit Min Max Output frequency tPCYCLE Pxx* VCC ≥ 4.5 V - 50 MHz VCC < 4.5 V - 32 MHz *: GPIO is a target. Pxx tPCYCLE 12.4.10 External Bus Timing External bus clock output characteristics (VCC = 2.7V to 5.5V, VSS = 0V) Parameter Symbol Pin name Conditions Value Unit Min Max Output frequency tCYCLE MCLKOUT* 1 VCC ≥ 4.5 V - 50* 2 MHz VCC < 4.5 V - 32* 3 MHz *1: The external bus clock (MCLKOUT) is a divided clock of HCLK. For more information about setting of clock divider, see “Chapter: External Bus Interface” in “FM4 Family Peripheral Manual”. *2: Generate MCLKOUT at setting more than 4 division when the AHB bus clock exceeds 100MHz. *3: Generate MCLKOUT at setting more than 4 division when the AHB bus clock exceeds 64MHz. 0.8 × Vcc 0.8 × Vcc tCYCLE MCLK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |