ML7204-003 datasheet(52/214 Pages) LAPIS

52 / 214 page

FEDL7204-003-02

ML7204-003

52/214

 Transmit error processing

If read processing from the MCU side does not terminate within the valid read period, an interrupt is generated

by setting the transmit error flag of the relevant channel (CH1:TXERR_CH1, CH2:TXERR_CH2) to “1”.

The transmit error is retained from the next valid read period until just before termination of the frame for

which transmit data read processing has been performed normally for the channel. Even if data read

processing does not terminate, the data in the transmit buffer is updated normally.

 Receive

2-channel receive request notification register (RXREQ_DC)

In this operation state, the MCU side is notified that two receive data write requests will be issued in one frame

by setting the 2-channel receive request notification register (RXREQ_DC) to “1”.

 Data write channel sequence

Since data can be written to the channels in any sequence, write receive data in either sequence of CH1

 CH2

or CH2

CH1 in one frame.

(Note)

Do not write receive data of the same channel in one frame in such a manner as CH1

 CH1 and CH2  CH2.

If receive data of the same channel is written in one frame, the receive data that is written by the first receive

request is decoded; however, the receive data that is written in the second receive request is discarded and an

interrupt is generated by setting a receive side invalid write error flag (RXBW_ERR) to “1”.

 Write procedure

This section describes the operation performed when receive data is written in the sequence of CH1

 CH2.

Write CH1 receive data (80 bytes) according to the first receive data write request (FR1 = 1&RXREQ_First =

1).

Before starting write operation of CH1 receive data, notify the LSI that CH1 receive data will be written by

setting the receive data write channel notification register ((RXFLAG_[CH2:CH1]) to [0:1].

After termination of CH1 receive data write processing, the second receive data write request (FR1 = 1 &

RXREQ_First = 0) is issued.

Write CH2 receive data (80 bytes) according to the second write request. In this case also, notify the LSI that

CH2 receive data will be written by setting the receive data write channel notification register

((RXFLAG_[CH2:CH1]) to [1:0], before starting CH2 receive data write processing. When a receive data

write request is issued, an interrupt is generated by setting FR1 to “1” regardless of the first or second request.

(Note)

The setting of RXFLAG_[CH2:CH1] = [1:1] or [0:0] is inhibited at notification of a receive data channel.

If RXFLAG_[CH2:CH1] = [1:1] or [0:0] is set, the receive data is discarded and an interrupt is generated by

setting the receive side invalid write error flag (RXBW_ERR) to “1”.

 Valid write period WE_DCn (CH1 & CH2)

The valid write period is 9 ms.

 Receive error processing

Terminate write processing of CH1 receive data and CH2 receive data within the valid write period.

If write processing from the MCU does not terminate within the valid write period, an interrupt is generated by

setting the receive error flag of the relevant channel (CH1:RXERR_CH1 or CH2:RXERR_CH2) to “1”.

The receive error is retained from the next valid write period until immediately before the termination of the

frame for which receive data of the channel has been written normally. When write processing of the receive

data of the channel is not performed, silent data is output.

ML7204-003 Datasheet(PDF) 52 Page - LAPIS Semiconductor Co., Ltd.

ML7204-003 Datasheet(HTML) 52 Page - LAPIS Semiconductor Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL