 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETV1644ZDU6 Datasheet(PDF) 221 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1644ZDU6 Datasheet(HTML) 221 Page - Texas Instruments |
|
|
221 / 306 page  PCLK 18 20 22 HD VD C_FIELD TMS320DM6437 Digital Media Processor www.ti.com SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008 Table 6-38. Switching Characteristics Over Recommended Operating Conditions for VPFE (CCD) Master Mode(1) (see Figure 6-22) -7/-6/-5/-4 -L/-Q6/-Q5/-Q4 NO. PARAMETER UNIT MIN MAX 18 td(PCLK-HDV) Delay time, PCLK edge to HD valid 2 9.5 ns 20 td(PCLK-VDV) Delay time, PCLK edge to VD valid 2 9.5 ns 22 td(PCLK-C_FIELDV) Delay time, PCLK edge to C_FIELD valid 2 9.5 ns (1) The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced. Figure 6-22. VPFE (CCD) Master Mode Control Output Data Timing Submit Documentation Feedback Peripheral Information and Electrical Specifications 221 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
