CS5530A datasheet(137/259 Pages) NSC

137 / 259 page

Revision 1.1

137

www.national.com

Functional Description (Continued)

3.8.5

Display Interface

The CS5530A interfaces directly to a variety of display

devices including conventional analog CRT displays, TFT

flat panels, the National’s Geode CS9211 graphics com-

panion (a flat panel display controller), or optionally to digi-

tal NTSC/PAL encoder devices.

3.8.5.1

Video DACs

The CS5530A incorporates three 8-bit video Digital-to-Ana-

log Converters (DACs) for interfacing directly to CRT dis-

plays. The video DACs meet the VESA specification and

are capable of operation up to 157.5 MHz for supporting up

to 1280x1024 display at a 85 Hz refresh rate and are VESA

compliant.

3.8.5.2

VESA DDC2B / DPMS

The CS5530A supports the VESA DDC2B and DPMS

standards for enhanced monitor communications and

power management support.

3.8.5.3

Flat Panel Support

The CS5530A also interfaces directly to industry standard

18-bit Active Matrix Thin-Film-Transistor (TFT) flat panels.

The CS5530A includes 24-bit to 18-bit dithering logic to

increase the apparent number of colors displayed on 18-bit

flat panels.

In addition, the CS5530A incorporates power sequencing

logic to simplify the design of a portable system.

The flat panel port of the CS5530A may optionally drive the

CS9211 graphics companion device for color dual-scan

display (DSTN) support. If flat panel support is not

required, the flat panel output port may be used to supply

digital video data to one of several types of NTSC/PAL

encoder devices on the market.

Flat Panel Power-Up/Down Sequence

When the Flat Panel Power Enable bit (F4BAR+Memory

Offset 04h[6]) transitions from a 0 to 1, the FP_ENA_VDD

signal is enabled. This is followed by the data bus (includ-

ing syncs and ENA_DISP). Finally, FP_ENA_BKL is

enabled. The time between each of these successive

stages is set by the value of the Power Sequence Delay

bits (F4BAR+Memory Offset 04h[19:17]). The value in

these bits refer to the number of graphics frames that will

elapse between each successive enabling of the TFT sig-

nals. For example, if the Power Sequence Delay is set to

3h (011b), then three frame times will elapse between the

time when FP_ENA_VDD is transitioned and the data bus

is transitioned. Likewise, three frame times will elapse

between

the

data

bus

getting

enabled

and

the

FP_ENA_BKL is transitioned. If the panel is being

refreshed at 100 Hz, each frame lasts 1 ms. So, if the

Power Sequence Delay is set to 3, 3 ms will elapse

between transitions. When powering off the panel, the sig-

nals are transitioned in the opposite order (FP_ENA_BKL,

data

bus,

FP_ENA_VDD)

using

the

same

Power

Sequence Delay in the power-down sequence.

DAC Blank Enable: This bit enables the blank to the video DACs.

0 = DACs are constantly blanked; 1 = DACs are blanked normally.

CRT Vertical Sync Enable: Enables the CRT vertical sync. Used for VESA DPMS support. 0 = Disable; 1 = Enable.

CRT Horizontal Sync Enable: Enables the CRT horizontal sync. Used for VESA DPMS support.

0 = Disable; 1 = Enable.

Display Enable: Enables the graphics display pipeline. It is used as a reset for the display control logic.

0 = Reset display control logic; 1 = Enable display control logic.

Table 3-76. Display Configuration Register (Continued)

Bit

Description

CS5530A Datasheet(PDF) 137 Page - National Semiconductor (TI)

CS5530A Datasheet(HTML) 137 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL