 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CS5530A Datasheet(PDF) 144 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5530A Datasheet(HTML) 144 Page - National Semiconductor (TI) |
|
|
144 / 259 page  www.national.com 144 Revision 1.1 Register Descriptions (Continued) Table 4-3. Function 1: PCI Header Registers for SMI Status and ACPI Timer Summary F1 Index Width (Bits) Type Name Reset Value Reference (Table 4-16) 00h-01h 16 RO Vendor Identification Register 1078h Page 182 02h-03h 16 RO Device Identification Register 0101h Page 182 04h-05h 16 R/W PCI Command Register 0000h Page 182 06h-07h 16 RO PCI Status Register 0280h Page 182 08h 8 RO Device Revision ID Register 00h Page 182 09h-0Bh 24 RO PCI Class Code Register 068000h Page 182 0Ch 8 RO PCI Cache Line Size Register 00h Page 182 0Dh 8 RO PCI Latency Timer Register 00h Page 182 0Eh 8 RO PCI Header Type Register 00h Page 182 0Fh 8 RO PCI BIST Register 00h Page 182 10h-13h 32 R/W Base Address Register (F1BAR): Sets base address for memory mapped SMI status and ACPI timer support regis- ters (summarized in Table 4-4). 00000000h Page 182 14h-3Fh -- -- Reserved 00h Page 182 40h-FFh Reserved xxh Page 182 Table 4-4. F1BAR: SMI Status and ACPI Timer Registers Summary F1BAR+ Memory Offset Width (Bits) Type Name Reset Value Reference (Table 4-17) 00h-01h 16 RO Top SMI Status Mirror Register 0000h Page 183 02h-03h 16 RC Top SMI Status Register 0000h Page 184 04h-05h 16 RO Second Level General Traps & Timers Status Mirror 0000h Page 185 06h-07h 16 RC Second Level General Traps & Timers Status Register 0000h Page 186 08h-09h 16 Read to Enable SMI Speedup Disable Register 0000h Page 186 0Ah-1Bh -- -- Reserved xxh Page 186 1Ch-1Fh 32 RO ACPI Timer Count Note: The ACPI Timer Count Register is accessible through I/O Port 121Ch. 00FFFFFCh Page 186 20h-4Fh -- -- Reserved xxh Page 187 50h-FFh Note: The registers located at F1BAR+Memory Offset 50h-FFh can also be accessed at F0 Index 50h-FFh. The pre- ferred method is to program these registers through the F0 Register Space. Refer to Table 4-2 "Function 0: PCI Header and Bridge Configuration Registers Summary" on page 142 for summary information. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
