Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SC16C554DB Datasheet(PDF) 37 Page - NXP Semiconductors

Part # SC16C554DB
Description  5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C554DB Datasheet(HTML) 37 Page - NXP Semiconductors

Back Button SC16C554DB Datasheet HTML 33Page - NXP Semiconductors SC16C554DB Datasheet HTML 34Page - NXP Semiconductors SC16C554DB Datasheet HTML 35Page - NXP Semiconductors SC16C554DB Datasheet HTML 36Page - NXP Semiconductors SC16C554DB Datasheet HTML 37Page - NXP Semiconductors SC16C554DB Datasheet HTML 38Page - NXP Semiconductors SC16C554DB Datasheet HTML 39Page - NXP Semiconductors SC16C554DB Datasheet HTML 40Page - NXP Semiconductors SC16C554DB Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 51 page
background image
9397 750 13133
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 9 February 2005
37 of 51
Philips Semiconductors
SC16C554B/554DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
[1]
Applies to external clock, crystal oscillator max 24 MHz.
[2]
Maximum frequency =
[3]
RCLK is an internal signal derived from Divisor Latch LSB (DLL) and Divisor Latch MSB (DLM) divisor latches.
10.1 Timing diagrams
t28d
delay from start to reset
TXRDY
-8 TRCLK
[3]
-8 TRCLK
[3]
-8 TRCLK
[3]
ns
t30s
address setup time
10
-
10
-
10
-
ns
t30w
chip select strobe width
25 pF load
[1] 90
-
26
-
23
-
ns
t30h
address hold time
15
-
15
-
15
-
ns
t30d
read cycle delay
25 pF load
20
-
20
-
20
-
ns
t31d
delay from CS to data
25 pF load
-
90
-
26
-
23
ns
t31h
data disable time
25 pF load
-
15
-
15
-
15
ns
t32s
write strobe setup time
10
-
10
-
10
-
ns
t32h
write strobe hold time
10
-
10
-
10
-
ns
t32d
write cycle delay
25
-
25
-
20
-
ns
t33s
data setup time
20
-
15
-
15
-
ns
t33h
data hold time
15
-
5
-
5
-
ns
tRESET
RESET pulse width
200
-
40
-
40
-
ns
N
baud rate divisor
1 TRCLK
[3]
216
− 1
TRCLK [3]
1TRCLK
[3]
216
− 1
TRCLK [3]
1TRCLK
[3]
216
− 1
TRCLK [3]
ns
Table 26:
Dynamic characteristics …continued
Tamb = −40 °C to +85 °C; VCC = 2.5 V, 3.3 V or 5.0 V ± 10 %, unless otherwise specified.
Symbol Parameter
Conditions
2.5 V
3.3 V
5.0 V
Unit
Min
Max
Min
Max
Min
Max
1
t
3w
-------
Fig 14. General read timing in 68 mode
002aaa210
t30s
A0 to A4
CS
R/W
D0 to D7
t30w
t30h
t30d
t31h
t32s
t31d



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com