STM32WB55CC datasheet(145/165 Pages) STMICROELECTRONICS

145 / 165 page

DS11929 Rev 3

145/165

STM32WB55xx

Electrical characteristics

152

Figure 26. SPI timing diagram - slave mode and CPHA = 0

tsu(MI)

Data input setup time

Master mode

1.5

tsu(SI)

Slave mode

th(MI)

Data input hold time

Master mode

th(SI)

Slave mode

ta(SO)

Data output access time

Slave mode

tdis(SO) Data output disable time

tv(SO)

Data output valid time

Slave mode 2.7 < VDD < 3.6 V

Voltage Range 1

-14.5

15.5

Slave mode 1.65 < VDD < 3.6 V

Voltage Range 1

-15.5

Slave mode 1.65 < VDD < 3.6 V

Voltage Range 2

-19.5

tv(MO)

Master mode (after enable edge)

2.5

th(SO)

Data output hold time

Slave mode (after enable edge)

th(MO)

Master mode (after enable edge)

1. Guaranteed by characterization results.

2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI), which has to fit into SCK low

or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master

having tsu(MI) = 0 while Duty(SCK) = 50 %.

Table 90. SPI characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32WB55CC Datasheet(PDF) 145 Page - STMicroelectronics

STM32WB55CC Datasheet(HTML) 145 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL