Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAF-C161PI Datasheet(PDF) 38 Page - Infineon Technologies AG

Part # SAF-C161PI
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAF-C161PI Datasheet(HTML) 38 Page - Infineon Technologies AG

Back Button SAF-C161PI Datasheet HTML 34Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 35Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 36Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 37Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 38Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 39Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 40Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 41Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 42Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 400 page
background image
&3,
0HPRU\ 2UJDQL]DWLRQ
User’s Manual
3-2
1999-08
Most internal memory areas are mapped into segment 0, the system segment. The
upper 4 KByte of segment 0 (00’F000
H...00’FFFFH) hold the Internal RAM and Special
Function Register Areas (SFR and ESFR). The lower 32 KByte of segment 0
(00’0000
H...00’7FFFH) may be occupied by a part of the on-chip ROM/Flash/OTP
memory and is called the Internal ROM area. This ROM area can be remapped to
segment 1 (01’0000
H...01’7FFFH), to enable external memory access in the lower half of
segment 0, or the internal ROM may be disabled at all.
Code and data may be stored in any part of the internal memory areas, except for the
SFR blocks, which may be used for control / data, but not for instructions.
Note: Accesses to the internal ROM area on ROMless devices will produce
unpredictable results.
Bytes are stored at even or odd byte addresses. Words are stored in ascending memory
locations with the low byte at an even byte address being followed by the high byte at
the next odd byte address. Double words (code only) are stored in ascending memory
locations as two subsequent words. Single bits are always stored in the specified bit
position at a word address. Bit position 0 is the least significant bit of the byte at an even
byte address, and bit position 15 is the most significant bit of the byte at the next odd
byte address. Bit addressing is supported for a part of the Special Function Registers, a
part of the internal RAM and for the General Purpose Registers.
Figure 3-2
Storage of Words, Byte and Bits in a Byte Organized Memory
Note: Byte units forming a single word or a double word must always be stored within
the same physical (internal, external, ROM, RAM) and organizational (page,
segment) memory area.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com