Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAF-C161PI Datasheet(PDF) 84 Page - Infineon Technologies AG

Part # SAF-C161PI
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAF-C161PI Datasheet(HTML) 84 Page - Infineon Technologies AG

Back Button SAF-C161PI Datasheet HTML 80Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 81Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 82Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 83Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 84Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 85Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 86Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 87Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 88Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 400 page
background image
&3,
,QWHUUXSW DQG 7UDS )XQFWLRQV
User’s Manual
5-2
1999-08
5.1
Interrupt System Structure
The C161PI provides 27 separate interrupt nodes that may be assigned to 16 priority
levels. In order to support modular and consistent software design techniques, most
sources of an interrupt or PEC request are supplied with a separate interrupt control
register and interrupt vector. The control register contains the interrupt request flag, the
interrupt enable bit, and the interrupt priority of the associated source. Each source
request is then activated by one specific event, depending on the selected operating
mode of the respective device. For efficient usage of the resources also multi-source
interrupt nodes are incorporated. These nodes can be activated by several source
requests, e.g. as different kinds of errors in the serial interfaces. However, specific status
flags which identify the type of error are implemented in the serial channels’ control
registers. Additional sharing of interrupt nodes is supported via the interrupt subnode
control register ISNC (see description below).
The C161PI provides a vectored interrupt system. In this system specific vector locations
in the memory space are reserved for the reset, trap, and interrupt service functions.
Whenever a request occurs, the CPU branches to the location that is associated with the
respective interrupt source. This allows direct identification of the source that caused the
request. The only exceptions are the class B hardware traps, which all share the same
interrupt vector. The status flags in the Trap Flag Register (TFR) can then be used to
determine which exception caused the trap. For the special software TRAP instruction,
the vector address is specified by the operand field of the instruction, which is a seven
bit trap number.
The reserved vector locations build a jump table in the low end of the C161PI’s address
space (segment 0). The jump table is made up of the appropriate jump instructions that
transfer control to the interrupt or trap service routines, which may be located anywhere
within the address space. The entries of the jump table are located at the lowest
addresses in code segment 0 of the address space. Each entry occupies 2 words,
except for the reset vector and the hardware trap vectors, which occupy 4 or 8 words.
The table below lists all sources that are capable of requesting interrupt or PEC service
in the C161PI, the associated interrupt vectors, their locations and the associated trap
numbers. It also lists the mnemonics of the affected Interrupt Request flags and their
corresponding Interrupt Enable flags. The mnemonics are composed of a part that
specifies the respective source, followed by a part that specifies their function
(IR=Interrupt Request flag, IE=Interrupt Enable flag).
Note: Each entry of the interrupt vector table provides room for two word instructions or
one doubleword instruction. The respective vector location results from multiplying
the trap number by 4 (4 bytes per entry).
All interrupt nodes that are currently not used by their associated modules or are
not connected to a module in the actual derivative may be used to generate
software controlled interrupt requests by setting the respective IR flag.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com