Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

SAF-C161PI Datasheet(PDF) 91 Page - Infineon Technologies AG

Part # SAF-C161PI
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAF-C161PI Datasheet(HTML) 91 Page - Infineon Technologies AG

Back Button SAF-C161PI Datasheet HTML 87Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 88Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 89Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 90Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 91Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 92Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 93Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 94Page - Infineon Technologies AG SAF-C161PI Datasheet HTML 95Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 400 page
background image
&3,
,QWHUUXSW DQG 7UDS )XQFWLRQV
User’s Manual
5-9
1999-08
Interrupt Control Functions in the PSW
The Processor Status Word (PSW) is functionally divided into 2 parts: the lower byte of
the PSW basically represents the arithmetic status of the CPU, the upper byte of the
PSW controls the interrupt system of the C161PI and the arbitration mechanism for the
external bus interface.
Note: Pipeline effects have to be considered when enabling/disabling interrupt requests
via modifications of register PSW (see chapter “The Central Processing Unit”).
PSW
3URFHVVRU 6WDWXV :RUG
SFR (FF10
H/88H)
Reset value: 0000
H
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
ILVL
IEN
-
--
-
USR
0
MUL
IP
EZV
C
N
rwh
rw
-
-
-
-
rw
rwh
rwh
rwh
rwh
rwh
rwh
Bit
Function
N, C, V, Z, E,
MULIP, USR0
CPU status flags (Described in section “The Central Processing Unit”)
Define the current status of the CPU (ALU, multiplication unit).
IEN
Interrupt Enable Control Bit (globally enables/disables interrupt
requests)
0:
Interrupt requests are disabled
1:
Interrupt requests are enabled
ILVL
CPU Priority Level
Defines the current priority level for the CPU
F
H:
Highest priority level
0
H:
Lowest priority level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com