TMS320F28375DPZP datasheet(105/226 Pages) TI

105 / 226 page

8.10.1.2.3 ADC Operating Conditions (12-Bit Single-Ended Mode)

over recommended operating conditions (unless otherwise noted)

MIN

TYP

MAX

UNIT

ADCCLK (derived from PERx.SYSCLK)

MHz

Sample window duration (set by ACQPS and PERx.SYSCLK)(1)

VREFHI

2.4

2.5 or 3.0

VDDA

VREFLO

VSSA

VREFHI – VREFLO

2.4

VDDA

ADC input conversion range

VREFLO

VREFHI

(1)

The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

Note

The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input exceeds this

level, the VREF internal to the device may be disturbed, which can impact results for other ADC or

DAC inputs using the same VREF.

Note

The VREFHI pin must be kept below VDDA + 0.3 V to ensure proper functional operation. If the VREFHI

pin exceeds this level, a blocking circuit may activate, and the internal value of VREFHI may float to 0 V

internally, giving improper ADC conversion or DAC output.

www.ti.com

TMS320F28379D, TMS320F28379D-Q1, TMS320F28378D, TMS320F28377D

TMS320F28377D-Q1, TMS320F28376D, TMS320F28375D, TMS320F28374D

SPRS880O – DECEMBER 2013 – REVISED FEBRUARY 2021

Submit Document Feedback

105

Product Folder Links: TMS320F28379D TMS320F28379D-Q1 TMS320F28378D TMS320F28377D

TMS320F28377D-Q1 TMS320F28376D TMS320F28375D TMS320F28374D

TMS320F28375DPZP Datasheet(PDF) 105 Page - Texas Instruments