MCIMX503CVM8B datasheet(57/136 Pages) NXP

57 / 136 page

Electrical Characteristics

i.MX50 Applications Processors for Consumer Products, Rev. 7

Freescale Semiconductor

4.6.5.3

Samsung Toggle Mode AC Timing

4.6.5.3.1

Command and Address Timing

NOTE

Samsung Toggle Mode command and address timing is the same as ONFI

1.0 compatible Async mode AC timing. Please refer to the above chapter for

details.

NF24

postamble delay

tPOST

POST_DELAY*tCK

—ns

NF25

CLE and ALE setup time

tCALS

0.5*tCK

—ns

NF26

CLE and ALE hold time

tCALH

0.5*tCK

—ns

NF27

Data input to first DQS

latching transition

tDQSS

tCK

—ns

1 GPMI’s sync mode output timing could be controlled by module’s internal register, say HW_GPMI_TIMING2_CE_DELAY,

HW_GPMI_TIMING_PREAMBLE_DELAY, and HW_GPMI_TIMING2_POST_DELAY. This AC timing depends on these

registers’ setting. In the above table, we use CE_DELAY/PRE_DELAY/POST_DELAY representing these settings each.

Table 41. Source Synchronous Mode Timing Parameters1 (continued)

Parameter

Symbol

Timing

T = GPMI Clock Cycle

Unit

Min.

Max.

MCIMX503CVM8B Datasheet(PDF) 57 Page - NXP Semiconductors

MCIMX503CVM8B Datasheet(HTML) 57 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL