Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCIMX503CVM8B Datasheet(PDF) 80 Page - NXP Semiconductors

Part # MCIMX503CVM8B
Description  i.MX50 Applications Processors for Consumer Products
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MCIMX503CVM8B Datasheet(HTML) 80 Page - NXP Semiconductors

Back Button MCIMX503CVM8B Datasheet HTML 76Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 77Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 78Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 79Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 80Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 81Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 82Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 83Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 84Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 136 page
background image
i.MX50 Applications Processors for Consumer Products, Rev. 7
Electrical Characteristics
Freescale Semiconductor
80
4.9.4
FEC AC Timing Parameters
This section describes the AC timing specifications of the FEC. The i.MX50 FEC supports 10/100 Mbps
RMII with MII serial management interface. The RMII and serial management signals are compatible with
transceivers operating at a voltage of 3.3 V.
4.9.4.1
RMII Async Inputs Signal Timing (FEC_COL)
Table 56 lists RMII asynchronous inputs signal timing information. Figure 38 shows MII asynchronous
input timings listed in Table 56.
.
Figure 38. MII Async Inputs Timing Diagram
4.9.4.2
RMII Serial Management Channel Timing (FEC_MDIO and FEC_MDC)
Table 57 lists RMII serial management channel timings. Figure 39 shows RMII serial management
channel timings listed in Table 57. The MDC frequency should be equal to or less than 2.5 MHz to be
compliant with the IEEE 802.3 RMII specification. However, the FEC can function correctly with a
maximum MDC frequency of 15 MHz.
SD2
eSDHC Output Delay
tOD
–5
5
ns
eSDHC Input/Card Outputs CMD, DAT (Reference to CLK)
SD3
eSDHC Input Setup Time
tISU
2.5
—
ns
SD4
eSDHC Input Hold Time
tIH
1.5
—
ns
Table 56. RMII Async Inputs Signal Timing
Num
Characteristics
Min
Max
Unit
M9
FEC_COL minimum pulse width
1.5
—
FEC_TX_CLK period
Table 57. RMII Transmit Signal Timing
ID
Characteristics
Min
Max
Unit
M10
FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)
0
—
ns
M11
FEC_MDC falling edge to FEC_MDIO output valid (max propagation delay)
—
5
ns
M12
FEC_MDIO (input) to FEC_MDC rising edge setup
18
—
ns
M13
FEC_MDIO (input) to FEC_MDC rising edge hold
0
—
ns
Table 55. eMMC4.4 Interface Timing Specification (continued)
ID
Parameter
Symbols
Min
Max
Unit
FEC_COL
M9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com