Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCIMX503CVM8B Datasheet(PDF) 79 Page - NXP Semiconductors

Part # MCIMX503CVM8B
Description  i.MX50 Applications Processors for Consumer Products
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MCIMX503CVM8B Datasheet(HTML) 79 Page - NXP Semiconductors

Back Button MCIMX503CVM8B Datasheet HTML 75Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 76Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 77Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 78Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 79Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 80Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 81Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 82Page - NXP Semiconductors MCIMX503CVM8B Datasheet HTML 83Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 136 page
background image
Electrical Characteristics
i.MX50 Applications Processors for Consumer Products, Rev. 7
Freescale Semiconductor
79
4.9.3.2
eMMC4.4 (Dual Data Rate) eSDHCv3 and uSDHC AC Timing
Figure 37 depicts the timing of eMMC4.4, and Table 55 lists the eMMC4.4 timing characteristics. Be
aware that only DAT0-7 is sampled on both edges of clock (not applicable to CMD).
Figure 37. eMMC4.4 Timing
eSDHC Output/Card Inputs CMD, DAT (Reference to CLK)
SD6
eSDHC Output Delay
tOD
–2
2
ns
eSDHC Input/Card Outputs CMD, DAT (Reference to CLK)
SD7
eSDHC Input Setup Time
tISU
2.5
—
ns
SD8
eSDHC Input Hold Time4
tIH
2.5
—
ns
1 In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.
2 In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode,
clock frequency can be any value between 0–50 MHz.
3 In normal (full) speed mode for MMC card, clock frequency can be any value between 0–20 MHz. In high-speed mode, clock
frequency can be any value between 0–52 MHz.
4 To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.
Table 55. eMMC4.4 Interface Timing Specification
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock
SD1
Clock Frequency (MMC Full Speed/High Speed)
fPP
052
MHz
eSDHC Output/Card Inputs CMD, DAT (Reference to CLK)
Table 54. SD/eMMC4.3 Interface Timing Specification (continued)
ID
Parameter
Symbols
Min
Max
Unit
SD1
SD2
SD3
output from eSDHCv3 to card
DAT1
......
DAT7
DAT0
input from card to eSDHCv3
DAT1
......
DAT7
DAT0
SCK
SD4
SD2
......
......



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com