MCIMX503CVM8B datasheet(60/136 Pages) NXP

60 / 136 page

i.MX50 Applications Processors for Consumer Products, Rev. 7

Electrical Characteristics

Freescale Semiconductor

4.7

External Interface Module (EIM)

The following sections provide information on the EIM.

4.7.1

General EIM Timing

Figure 17, Figure 18, and Table 43 specify the timings related to the EIM module. All EIM output control

signals may be asserted and de-asserted by an internal clock synchronized to the EIM_BCLK rising edge

according to corresponding assertion/negation control fields.

Figure 17. EIM Outputs Timing Diagram

NF23

preamble delay

tPRE

(PRE_DELAY+1)*tCK

—ns

NF24

postamble delay

tPOST

POST_DELAY*tCK

—ns

NF25

CLE and ALE setup time

tCALS

0.5*tCK

—ns

NF26

CLE and ALE hold time

tCALH

0.5*tCK

—ns

1 GPMI’s sync mode output timing could be controlled by module’s internal register, say HW_GPMI_TIMING2_CE_DELAY,

HW_GPMI_TIMING_PREAMBLE_DELAY, HW_GPMI_TIMING2_POST_DELAY. This AC timing depends on these registers’

setting. In the above table, we use CE_DELAY/PRE_DELAY/POST_DELAY representing these settings each.

Table 42. Samsung Toggle Mode Timing Parameters1 (continued)

Parameter

Symbol

Timing

T = GPMI Clock Cycle

Unit

Min.

Max.

WE4

EIM_ADDR

EIM_CSx

EIM_RW

EIM_OE

EIM_BCLK

EIM_EBx

EIM_LBA

EIM_DATA

...

WE5

WE6

WE7

WE8

WE9

WE10

WE11

WE12

WE13

WE14

WE15

WE16

WE17

WE3

WE2

WE1

MCIMX503CVM8B Datasheet(PDF) 60 Page - NXP Semiconductors

MCIMX503CVM8B Datasheet(HTML) 60 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL