Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32U5A5QJ Datasheet(PDF) 27 Page - STMicroelectronics

Part # STM32U5A5QJ
Description  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU,240 DMIPS, 4 MB Flash, 2.5 MB SRAM, LTDC, MIPI® DSI, crypto
PDF  382 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U5A5QJ Datasheet(HTML) 27 Page - STMicroelectronics

Back Button STM32U5A5QJ Datasheet HTML 23Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 24Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 25Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 26Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 27Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 28Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 29Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 30Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 382 page
background image
DS13543 Rev 1
27/382
STM32U5Axxx
Functional overview
99
Backup registers
1
Yes
Yes
N/A
No
No
N/A(7)
2
Yes
Yes
N/A
N/A
N/A
N/A
SRAM2/backup
RAM
1
Yes
Yes
N/A
No
No
N/A(8)
2
Yes
Yes
N/A
N/A
N/A
N/A
OTFDEC regions
(Octo-SPI)
1
Yes
Yes
Yes
No(9)
Yes
Yes
2
Yes
Yes
Yes
N/A
N/A
N/A
1. When the protection level 2 is active, the debug port, the boot from RAM and the boot from system memory are disabled.
2. The system memory is only read-accessible, whatever the protection level (0, 1 or 2) and execution mode.
3. Option bytes are only accessible through the flash memory registers and OPSTRT bit.
4. The Flash main memory is erased when the RDP option byte changes from level 1 to level 0.
5. SWAP_BANK option bit can be modified.
6. OTP can only be written once.
7. The backup registers are erased when RDP changes from level 1 to level 0.
8. All SRAMs are erased when RDP changes from level 1 to level 0.
9. The OTFDEC keys are erased when the RDP option byte changes from level 1 to level 0.
Table 3. Access status versus protection level and execution modes when TZEN = 0 (continued)
Area
RDP
level
User execution
(boot from flash memory)
Debug/boot from RAM/ bootloader(1)
Read
Write
Erase
Read
Write
Erase
Table 4. Access status versus protection level and execution modes when TZEN = 1
Area
RDP
level
User execution
(boot from flash memory)
Debug/ bootloader(1)
Read
Write
Erase
Read
Write
Erase
Flash main memory
0.5
Yes
Yes
Yes
Yes(2)
Yes(2)
Yes(2)
1
Yes
Yes
Yes
No
No
No(5)
2
Yes
Yes
Yes
N/A
N/A
N/A
System memory (3)
0.5
Yes
No
No
Yes
No
No
1
Yes
No
No
Yes
No
No
2
Yes
No
No
N/A
N/A
N/A
Option bytes(4)
0.5
Yes
Yes(5)
N/A
Yes
Yes (5)
N/A
1Yes
Yes(5)
N/A
Yes
Yes(5)
N/A
2Yes
No(6)
N/A
N/A
N/A
N/A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com