Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8820 Datasheet(PDF) 34 Page - NXP Semiconductors

Part # PCF8820
Description  67 x 101 Grey-scale/ECB colour dot matrix LCD driver
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8820 Datasheet(HTML) 34 Page - NXP Semiconductors

Back Button PCF8820 Datasheet HTML 30Page - NXP Semiconductors PCF8820 Datasheet HTML 31Page - NXP Semiconductors PCF8820 Datasheet HTML 32Page - NXP Semiconductors PCF8820 Datasheet HTML 33Page - NXP Semiconductors PCF8820 Datasheet HTML 34Page - NXP Semiconductors PCF8820 Datasheet HTML 35Page - NXP Semiconductors PCF8820 Datasheet HTML 36Page - NXP Semiconductors PCF8820 Datasheet HTML 37Page - NXP Semiconductors PCF8820 Datasheet HTML 38Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 60 page
background image
2000 Dec 07
34
Philips Semiconductors
Product specification
67
× 101 Grey-scale/ECB colour dot matrix
LCD driver
PCF8820
12 TIMING
VDD1 = 2.5 to 5.5 V; VDD2 =VDD3 = 2.7 to 5.5 V; VSS1 =VSS2 =0V; VLCDIN = 4.5 to 14.5 V; Tamb = −40 °C to +85 °C;
unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Clock signal
fframe
LCD frame frequency
not calibrated; note 1
44
77
158
Hz
fframe(cal1)
LCD frame frequency
calibrated; accurate calibration
timing of 190
µs; note 2
68
77
91
Hz
fframe(cal2)
LCD frame frequency
calibrated; accurate calibration
timing of 190
µs
63
77
96
Hz
fosc
oscillator frequency
not calibrated; note 3
190
336
670
kHz
PAD OSC
fext
external clock frequency
not calibrated
190
336
670
kHz
Reset timing; see Fig.24
PAD RES
tWL
reset pulse width LOW
1.0
−−µs
tWH
reset pulse width HIGH
1.5
−−µs
tW(spike)
tolerable spike width on RES
input
−−
10
ns
tsu
reset-LOW pulse set-up time
after power-on
VDD = 2.75 V; note 4
−−
30
µs
toper
end of reset to interface being
operational
−−
3
µs
LCD on and off timing; see Fig.25
PAD VLCDIN
tLCD(on)
external LCD turn-on time
after VDD1 turns on
1
−−
ms
tLCD(off)
external LCD turn-off time
before VDD1 turns off
1
−−
ms
I2C-bus timing; see Fig.26; note 5
PADS SCL and SDA
fSCL
SCL clock frequency
0
−
400
kHz
tLOW
SCL LOW time
1.3
−−µs
tHIGH
SCL HIGH time
0.6
−−µs
tSU;DAT
data set-up time
100
−−
ns
tHD;DAT
data hold time
0
−
0.9
µs
tr
rise time SDA and SCL
note 6
20 + 0.1 Cb
−
300
ns
tf
fall time SDA and SCL
note 6
20 + 0.1 Cb
−
300
ns
Cb
capacitive load represented by
each bus line
−−
400
pF
tSU;STA
set-up time repeated START
0.6
−−µs
tHD;STA
hold time START condition
0.6
−−µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com