Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PM5313 Datasheet(PDF) 82 Page - PMC-Sierra, Inc

Part # PM5313
Description  SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5313 Datasheet(HTML) 82 Page - PMC-Sierra, Inc

Back Button PM5313 Datasheet HTML 78Page - PMC-Sierra, Inc PM5313 Datasheet HTML 79Page - PMC-Sierra, Inc PM5313 Datasheet HTML 80Page - PMC-Sierra, Inc PM5313 Datasheet HTML 81Page - PMC-Sierra, Inc PM5313 Datasheet HTML 82Page - PMC-Sierra, Inc PM5313 Datasheet HTML 83Page - PMC-Sierra, Inc PM5313 Datasheet HTML 84Page - PMC-Sierra, Inc PM5313 Datasheet HTML 85Page - PMC-Sierra, Inc PM5313 Datasheet HTML 86Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 646 page
background image
PRODUCTION
PMC-Sierra, Inc.
PM5313 SPECTRA-622
DATASHEET
PMC-1981162
ISSUE 6
SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PROPRIETARY AND CONFIDENTIAL
50
Pin Name
Type
Pin
No.
Function
TSLD
Input
E22
The transmit section or line DCC (RSLD) bit serial
input signal contains the section data
communication channel (D1-D3) or the line data
communication channel (D4-D12) to be transmitted.
TSLD is sampled on the rising edge of TSLDCLK.
The TTOH and TTOHEN inputs take precedence
over TSLD.
The TTOC Overhead Control register contains the
TSLD_SEL register bit used to select the section or
line DCC. The same register also contains the
TX_GAPSEL register bit used to select the smooth
or gapped TSLDCLK output clock.
TLDCLK
Tristate
Output
D23
The transmit line data communication channel
(DCC) clock (TLDCLK) is used to clock in the
transmit line DCC (TLD). A smooth or gapped
version of this clock may be selected.
When selecting the smooth clock, TLDCLK is a 576
kHz clock with nominal 50% duty cycle.
When selecting the gapped clock, TLDCLK is a 576
kHz clock, with nominal 66%/33% duty cycle,
generated by gapping a 2.16 MHz clock.
In all cases, TLD is sampled on the rising edge of
TLDCLK. In gapped clock mode, a gap detector on
TLDCLK is needed to identify the MSB on TLD. An
edge detection on TFP may also be used. In
smooth clock mode, TTOHFP may be used to
identify the rising edge when the MSB should be
present on TSLD.
The TTOC Overhead Control register contains the
TX_GAPSEL register bit used to select the smooth
or gapped TLDCLK output clock and the TLD_TS
register bit that can be used to tri-state the TLDCLK
output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com