C8051F360 datasheet(71/288 Pages) SILABS

71 / 288 page

VDD

Crossbar

SET

CLR

SET

CLR

(SYNCHRONIZER)

GND

CP1 +

CP1 -

CP1

CP1A

CP1

Interrupt

CP1RIF

CP1FIF

CP1EN

P2.1 / P1.3

P2.6 / P1.7

P3.4 / P2.3

P4.0 / P2.7

P2.0 / P1.2

P2.5 / P1.6

P3.3 / P2.2

P3.7 / P2.6

CMX1N0

CMX1P1

CMX1P0

CMX1N1

CP1EN

CP1OUT

CP1RIF

CP1FIF

CP1HYP1

CP1HYP0

CP1HYN1

CP1HYN0

CP1RIE

CP1FIE

CP1MD1

CP1MD0

Rev. 1.0

C8051F360/1/2/3/4/5/6/7/8/9

Figure 8.2. Comparator1 Functional Block Diagram

A Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin.

When routed to a Port pin, the Comparator outputs are available asynchronous or synchronous to the sys-

tem clock; the asynchronous outputs are available even in STOP mode (with no system clock active).

When disabled, the Comparator outputs (if assigned to a Port I/O pin via the Crossbar) default to the logic

low state, and their supply current falls to less than 100 nA. See Section “17.1. Priority Crossbar Decoder”

on page 185 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can

be externally driven from –0.25 V to (VDD) + 0.25 V without damage or upset. The complete Comparator

electrical specifications are given in Table 8.1.

The Comparator response time may be configured in software via the CPT0MD and CPT1MD registers

(see SFR Definition 8.3 and SFR Definition 8.6). Selecting a longer response time reduces the Comparator

supply current. See Table 8.1 for complete timing and power consumption specifications.

C8051F360 Datasheet(PDF) 71 Page - Silicon Laboratories

C8051F360 Datasheet(HTML) 71 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL