MPC8280 datasheet(745/1386 Pages) FREESCALE

745 / 1386 page

SCC HDLC Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

22-15

Figure 22-8. SCC HDLC Interrupt Event Example

22.12 SCC HDLC Status Register (SCCS)

The SCC status register (SCCS), shown in Figure 22-9, permits monitoring of real-time status conditions

on RXD. The real-time status of CTS and CD are part of the port C parallel I/O.

4567

Field

—

Reset

0000_0000

R/W

Addr

0x11A17 (SCCS1); 0x11A37 (SCCS2); 0x11A57 (SCCS3); 0x11A77 (SCCS4)

Figure 22-9. CC HDLC Status Register (SCCS)

IDL

FLG

RXB

RXF

IDL

Line Idle

Stored in Rx Buffer

RXD

Frame

Received by HDLC

Time

Line Idle

TXD

RTS

Frame

Transmitted by HDLC

CTS

TXB

CTS

Line Idle

Stored in Tx Buffer

NOTES:

HDLC SCCE

Events

1. RXB event assumes receive buffers are 6 bytes each.

2. The second IDL event occurs after 15 ones are received in a row.

3. The FLG interrupts show the beginning and end of flag reception.

4. The FLG interrupt at the end of the frame may precede the RXF interrupt due to receive FIFO latency.

5. The CD event must be programmed in the port C parallel I/O, not in the SCC itself.

NOTES:

HDLC SCCE

Events

1. TXB event shown assumes all three bytes were put into a single buffer.

2. Example shows one additional opening flag. This is programmable.

I CR CR F

FLG

6. F = flag, A = address byte, C = control byte, I = information byte, and CR = CRC byte

C CR CR F

3. The CTS event must be programmed in the port C parallel I/O, not in the SCC itself.

MPC8280 Datasheet(PDF) 745 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 745 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL