| Electronic Components Datasheet Search |
|
MPC8280 Datasheet(PDF) 749 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 Datasheet(HTML) 749 Page - Freescale Semiconductor, Inc |
|
749 / 1386 page ![]() SCC HDLC Mode MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor 22-19 • The HDLC bus is a synchronous, digital open-drain connection for short-distance configurations, rather than the more complex S/T interface. • Any HDLC-based frame protocol can be used at layer 2, not just LAPD. • HDLC bus devices wait 8–10 rather than 7–10 bit times before transmitting. (HDLC bus has only one class.) The collision-detection mechanism supports only: • NRZ-encoded data • A common synchronous clock for all receivers and transmitters • Non-inverted data (GSMR[RINV, TINV] = 0) • Open-drain connection with no external transceivers Figure 22-10 shows the most common HDLC bus LAN configuration, a multimaster configuration. A station can transfer data to or from any other LAN station. Transmissions are half-duplex, which is typical in LANs. Figure 22-10. Typical HDLC Bus Multi-Master Configuration In single-master configuration, a master station transmits to any slave station without collisions. Slaves communicate only with the master, but can experience collisions in their access over the bus. In this configuration, a slave that communicates with another slave must first transmit its data to the master, where the data is buffered in RAM and then resent to the other slave. The benefit of this configuration, however, is that full-duplex operation can be obtained. In a point-to-multipoint environment, this is the preferred configuration. Figure 22-11 shows the single-master configuration. HDLC Bus Controller RXD CTS TXD A RCLK/TCLK HDLC Bus Controller RXD CTS TXD B RCLK/TCLK HDLC Bus Controller RXD CTS TXD C RCLK/TCLK Clock HDLC Bus LAN + 3.3 V R Master Master Master NOTES: 1. Transceivers may be used to extend the LAN size. 2. The TXD pins of slave devices should be configured to open-drain in the port C parallel I/O port. 3. Clock is a common RCLK/TCLK for all stations. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |