| Electronic Components Datasheet Search |
|
LM5176PWPR Datasheet(PDF) 27 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM5176PWPR Datasheet(HTML) 27 Page - Texas Instruments |
|
27 / 45 page ![]() p1(boost) OUT OUT 1 2 ¦ +] 2 R C § · ¨ ¸ S u © ¹ (38) where ROUT = 2 Ω corresponds to the maximum load of 6 A. The boost power stage ESR zero location is given by: z1 ESR OUT 1 1 ¦ N+] 2 R C § · ¨ ¸ S u © ¹ (39) The boost power stage RHP zero location is given by: 2 OUT MAX RHP R (1 D ) 1 ¦ N+] 2 L1 § · u ¨ ¸ ¨ ¸ S © ¹ (40) where DMAX is the maximum duty cycle at the minimum VIN. The buck power stage output pole location is given by: p1(buck) OUT OUT 1 1 ¦ +] 2 R C § · ¨ ¸ S u © ¹ (41) The buck power stage ESR zero location is the same as the boost power stage ESR zero. It is clear from Equation 40 that RHP zero is the main factor limiting the achievable bandwidth. For a robust design, the crossover frequency should be less than 1/3 of the RHP zero frequency. Given the position of the RHP zero, a reasonable target bandwidth in boost operation is around 4 kHz: bw ¦ N+] (42) For some power stages, the boost RHP zero might not be as restrictive. This happens when the boost maximum duty cycle (DMAX) is small, or when a really small inductor is used. In those cases, compare the limits posed by the RHP zero (fRHP / 3) with 1/20 of the switching frequency and use the smaller of the two values as the achievable bandwidth. The compensation zero can be placed at 1.5 times the boost output pole frequency. Keep in mind that this locates the zero at three times the buck output pole frequency which results in approximately 30 degrees of phase loss before crossover of the buck loop and 15 degrees of phase loss at intermediate frequencies for the boost loop: zc ¦ +] (43) If the crossover frequency is well below the RHP zero and the compensation zero is placed well below the crossover, the compensation gain resistor, Rc1, is calculated using the approximation: bw CS SENSE OUT FB1 FB2 c1 EA FB1 MAX ¦ $ 5 & R R R 9.49 k gm R 1 D S u u u u u : (44) where DMAX is the maximum duty cycle at the minimum VIN in boost mode and ACS is the current sense amplifier gain. The compensation capacitor Cc1 is then calculated from: c1 zc c1 1 C 27.9 nF ¦ 5 u S u u (45) www.ti.com LM5176 SNVSAI1D – JUNE 2017 – REVISED AUGUST 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 27 Product Folder Links: LM5176 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |