R5F2L3ACBNFP datasheet(167/848 Pages) RENESAS

167 / 848 page

REJ09B0441-0010 Rev.0.10

Jul 30, 2008

Page 131 of 809

Under development Preliminary specification

Specifications in this manual are tentative and subject to change.

9. Clock Generation Circuit

R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group,

R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group

9.2.3

System Clock Control Register 3 (CM3)

Notes:

1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (other than wait mode).

2. Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is set to 1 (no division), the

CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 enabled) and bits CM17 and CM16 in the CM1

3. When bits CM37 to CM36 are set to 10b (high-speed on-chip oscillator clock selected), the following will be set

when the MCU exits wait mode or stop mode:

• OCD2 bit in OCD register = 1 (on-chip oscillator selected)

• FRA00 bit in FRA0 register = 1 (high-speed on-chip oscillator on)

• FRA01 bit in FRA0 register = 1 (high-speed on-chip oscillator selected)

4. When bits CM37 to CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait

mode or stop mode.

• OM05 bit in OM0 register = 1 (XIN clock oscillates)

• OM13 bit in OM1 register = 1 (XIN-XOUT pin)

• OCD2 bit in OCD register = 0 (XIN clock selected)

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.

CM30 bit (Wait Control Bit)

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). However, the XIN

clock, XCIN clock, and on-chip oscillator clock do not stop, so peripheral functions using these clocks continue

operating.

The MCU exits wait mode by a reset or peripheral function interrupt. If the MCU enters wait mode while the I

flag is set to 0 (maskable interrupt disabled), it resumes executing the instruction immediately after the

instruction to set the CM30 bit to 1 when exiting wait mode. If the MCU enters wait mode with the WAIT

instruction, interrupt handling is performed by the CPU when exiting wait mode.

Address 0009h

Bit

b7b6b5

b4b3b2

b1b0

Symbol

CM37

CM36

CM35

—

CM30

After Reset

000

Bit

Symbol

Bit Name

Function

R/W

CM30

Wait control bit (1)

0: Other than wait mode

1: MCU enters wait mode

R/W

—

Nothing is assigned. If necessary, set to 0. When read, the content is 0.

—

CM35

CPU clock division ratio select bit

when exiting wait mode

0: Following settings are enabled:

CM06 bit in CM0 register

Bits CM16 and CM17 in CM1 register

1: No division (2)

R/W

CM36

CPU clock select bit when exiting

wait or stop mode

b7 b6

0 0: MCU exits with the CPU clock used

immediately before entering wait or stop mode

0 1: Do not set.

1 0: High-speed on-chip oscillator clock selected (3)

1 1: XIN clock selected (4)

R/W

CM37

R/W

R5F2L3ACBNFP Datasheet(PDF) 167 Page - Renesas Technology Corp

R5F2L3ACBNFP Datasheet(HTML) 167 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL