Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7540 Datasheet(PDF) 38 Page - Renesas Technology Corp

Part # 7540
Description  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 740 SERIES
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7540 Datasheet(HTML) 38 Page - Renesas Technology Corp

Back Button 7540 Datasheet HTML 34Page - Renesas Technology Corp 7540 Datasheet HTML 35Page - Renesas Technology Corp 7540 Datasheet HTML 36Page - Renesas Technology Corp 7540 Datasheet HTML 37Page - Renesas Technology Corp 7540 Datasheet HTML 38Page - Renesas Technology Corp 7540 Datasheet HTML 39Page - Renesas Technology Corp 7540 Datasheet HTML 40Page - Renesas Technology Corp 7540 Datasheet HTML 41Page - Renesas Technology Corp 7540 Datasheet HTML 42Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 366 page
background image
1-19
REJ09B0018-0200Z
Rev.2.00
Jun 21, 2004
7540 Group
HARDWARE
FUNCTIONAL DESCRIPTION
Fig. 17 Block diagram of ports (1)
(6)Port P11
Data bus
Port latch
Serial I/O1 output
P11/TxD1 P-channel output disable bit
(5)Port P10
(4)Ports P04–P07
(1)Port P00
Direction
register
Data bus
Port latch
Pull-up control
To key input interrupt
generating circuit
CNTR1 interrupt input
(2)Ports P01, P02
Programmable waveform generation mode
Timer output
(7)Port P12
Serial I/O1, serial I/O2 clock output
Serial I/O1 mode selection bit
Serial I/O1 enable bit
Serial I/O1 enable bit
Serial I/O1 synchronous
clock selection bit
SCLK2 pin
selection bit
(3)Port P03
Direction
register
Data bus
Port latch
Pull-up control
To key input interrupt
generating circuit
Direction
register
Data bus
Port latch
Pull-up control
To key input interrupt
generating circuit
Timer output
P03/TXOUT
output valid
Direction
register
Data bus
Port latch
Pull-up control
To key input interrupt
generating circuit
Direction
register
Data bus
Port latch
Serial I/O1 enable bit
Receive enable bit
Serial I/O1 input
P10, P12, P13
input level
selection bit
Direction
register
Serial I/O1 enable bit
Transmit enable bit
Direction
register
Data bus
Port latch
Serial I/O1, serial I/O2 clock input
P10, P12, P13
input level
selection bit
*
*
*P10, P12, P13, P36, and P37 input level are switched to the CMOS/TTL level by the port P1P3 control register.
P00 key-on wakeup
selection bit
When the TTL level is selected, there is no hysteresis characteristics.
**
**
P02/TZOUT;
Programmable waveform generation mode
Programmable one-shot generation mode
Programmable wait one-shot generation mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com