Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7540 Datasheet(PDF) 97 Page - Renesas Technology Corp

Part # 7540
Description  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 740 SERIES
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7540 Datasheet(HTML) 97 Page - Renesas Technology Corp

Back Button 7540 Datasheet HTML 93Page - Renesas Technology Corp 7540 Datasheet HTML 94Page - Renesas Technology Corp 7540 Datasheet HTML 95Page - Renesas Technology Corp 7540 Datasheet HTML 96Page - Renesas Technology Corp 7540 Datasheet HTML 97Page - Renesas Technology Corp 7540 Datasheet HTML 98Page - Renesas Technology Corp 7540 Datasheet HTML 99Page - Renesas Technology Corp 7540 Datasheet HTML 100Page - Renesas Technology Corp 7540 Datasheet HTML 101Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 366 page
background image
2-21
REJ09B0018-0200Z
Rev.2.00
Jun 21, 2004
7540 Group
APPLICATION
2.2 Timer A
(3) Application example of timer mode
Outline: The input clock is divided by the timer so that the period processing is executed every
25 ms intervals.
Specifications: •The f(XIN) = 8 MHz is divided by timer A to detect 25 ms.
•The timer A interrupt request is confirmed in the main routine. When 25 ms has
elapsed, the period processing is executed in the timer A interrupt processing
routine.
• Operation clock: f(XIN) = 8 MHz, high-speed mode
Figure 2.2.12 shows an example of control procedure.
Fig. 2.2.12 Example of control procedure
Set “0” to the timer A interrupt enable bit.
(Timer A interrupt disabled)
“D316”
“3016”
Timer A (low-order) (Address 1E16)
Set value to timer A (Notes 2, 3)
0 0
Set “0” to the timer A interrupt request bit.
CLI
0
TAM(Address 1D16)
Timer mode
Timer A count stop
0
Set timer A mode register
0
1
Initialization
RESET
SEI
CLD
CLT
CPUM(Address 3B16)
← 10000X002
Wait until f(XIN) oscillation is stabilized (Note 1)
CPUM(Address 3B16)
← 00000X002
Processing
Timer A interrupt processing routine
Periodic processing
RTI
Timer A (high-order) (Address 1F16)
Set “1” to the timer A interrupt enable bit.
(Timer A interrupt enabled)
TAM(Address 1D16)
Timer A count start
Set timer A mode register
X: This bit is not used here. Set it to “0” or “1” arbitrary.
Notes 1: For the concrete time, ask the oscillator manufacture.
2: When setting the value to Timer A, set in order of low-order
byte and high-order byte following.
3: 25 ms = 1/8 MHz ✕ 16 ✕ (30D316 + 1)
Timer A
division ratio
(fixed)
Timer A
setting value



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com