Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7713 Datasheet(PDF) 150 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 150 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 146Page - Renesas Technology Corp SH7713 Datasheet HTML 147Page - Renesas Technology Corp SH7713 Datasheet HTML 148Page - Renesas Technology Corp SH7713 Datasheet HTML 149Page - Renesas Technology Corp SH7713 Datasheet HTML 150Page - Renesas Technology Corp SH7713 Datasheet HTML 151Page - Renesas Technology Corp SH7713 Datasheet HTML 152Page - Renesas Technology Corp SH7713 Datasheet HTML 153Page - Renesas Technology Corp SH7713 Datasheet HTML 154Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 904 page
background image
Section 3 DSP Operating Unit
Rev.1.50 Aug. 30, 2006 Page 110 of 860
REJ09B0288-0150
Bits
Bit Name
Initial
Value
R/W
Function
5
N
0
R/W
Negative Bit
Indicates that the operation result is negative, or that
operand 1 is smaller than operand 2
1: Operation result is negative, or operand 1 is
smaller than operand 2
4
V
0
R/W
Overflow Bit
Indicates that the operation result has overflowed
1: Operation result has overflowed
3 to 1
CS2 to
CS0
All 0
R/W
DC Bit Status Selection
Designate the mode for selecting the operation result
status to be set in the DC bit
000: Carry/borrow mode
001: Negative value mode
010: Zero mode
011: Overflow mode
100: Signed greater mode
101: Signed greater than or equal to mode
110: Reserved (setting prohibited)
111: Reserved (setting prohibited)
0
DC
0
R/W
DSP Status Bit
Sets the status of the operation result in the mode
designated by the CS bits
0: Designated mode status has not occurred (false)
1: Designated mode status has occurred
Indicates the operation result by carry or borrow
regardless of the CS bit status after the PADDC or
PSUBC instruction has been executed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com