ATA5428-PLSW datasheet(65/100 Pages) ATMEL

65 / 100 page

4841D–WIRE–10/07

ATA5423/ATA5425/ATA5428/ATA5429

9.3

Interrupts

Via pin IRQ, the transceiver signals different operating conditions to a connected microcontrol-

ler. If a specific operating condition occurs, pin IRQ is set to high.

If an interrupt occurs, it is recommended to delete the interrupt immediately by reading the sta-

tus register, so that a further potential interrupt doesn’t get lost. If the Interrupt pin doesn’t switch

to low by reading the status register, the interrupt was triggered by the RX/TX data buffer. In this

case read or write the RX/TX data buffer according to Table 9-6.

Table 9-5.

TX Modulation Schemes

Mode

ASK/_NFSK

P_Mode

T_Mode

Bit in TX/RX

Data Buffer

Level on Pin

SDI_TMDI

RFOUT

001

fFSK_L → fFSK_H

000

fFSK_H → fFSK_L

101

fFSK_H

100

fFSK_L

X1X

fFSK_H

X1X

fFSK_L

001

fASK off → fASK on

000

fASK on → fASK off

101

fASK on

100

fASK off

X1X

fASK on

X1X

fASK off

Table 9-6.

Interrupt Handling

Operating Conditions Which Set Pin IRQ to High

Level

Operations Which Set Pin IRQ to Low Level

Events in Status Register

State transition of status bit STn

→ 1; 1 → 0)

Read status register or

Command Delete IRQ

Appearance of status bit Power_On

→ 1)

Appearance of status bit P_On_Aux

→ 1)

Events During TX Operation (T_MODE = 0)

4, 8 or 12 Bytes are in the TX data buffer or the TX

data buffer is empty (depends on IR0 and IR1 in

control register 1).

Write TX data buffer or

Write control register 1 or

Write control register 4 or

Write control register 5 or

Write control register 6 or

Command delete IRQ

Events During RX Operation (T_MODE = 0)

4, 8 or 12 received bytes are in the RX data buffer or a

receiving error is occurred (depends on IR0 and IR1

in control register 1).

Read RX data buffer(1) or

Write control register 1 or

Write control register 4 or

Write control register 5 or

Write control register 6 or

Command delete IRQ

Successful bit check (P_MODE = 0)

Note:

1. During reading of the RX/TX buffer, no IRQ is issued, due to the received bytes or a receiving

error.

ATA5428-PLSW Datasheet(PDF) 65 Page - ATMEL Corporation

ATA5428-PLSW Datasheet(HTML) 65 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL