Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATA5428-PLSW Datasheet(PDF) 53 Page - ATMEL Corporation

Part # ATA5428-PLSW
Description  UHF ASK/FSK Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATA5428-PLSW Datasheet(HTML) 53 Page - ATMEL Corporation

Back Button ATA5428-PLSW Datasheet HTML 49Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 50Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 51Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 52Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 53Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 54Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 55Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 56Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 57Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 100 page
background image
53
4841D–WIRE–10/07
ATA5423/ATA5425/ATA5428/ATA5429
To save current it is recommended that CLK and V
VSOUT be disabled during RX polling mode. IP
does not include the current of the Microcontroller_Interface, I
VSINT, or the current of an external
device connected to pin VSOUT (for example, microcontroller). If CLK and/or VSOUT is enabled
during RX polling mode the current consumption is calculated as follows:
During T
Sleep, TStartup_PLL and TStartup_Sig_Proc, the transceiver is not sensitive to a transmitter sig-
nal. To guarantee the reception of a transmitted command, the transmitter must start the
telegram with an adequate preburst. The required length of the preburst, T
Preburst, depends on
the polling parameters T
Sleep, TStartup_PLL, TStartup_Sig_Proc and TBit-check. Thus, TBit-check depends on
the actual bit rate and the number of bits (N
Bit-check) to be tested.
9.1.2
Sleep Mode
The length of period T
Sleep is defined by the 5-bit word sleep in control register 4, the extension
factor X
Sleep defined by the bit XSleep in control register 4, and the basic clock cycle TDCLK. It is
calculated to be:
In US and European applications, the maximum value of T
Sleep is about 38 ms if XSleep is set to 1
(which is done by setting the bit X
Sleep in control register 4 to “0”). The time resolution is about
1.2 ms in that case. The sleep time can be extended to about 300 ms by setting X
Sleep to 8
(which is done by setting X
Sleep in control register 4 to “1”), the time resolution is then about
9.6 ms.
9.1.3
Start-up Mode
During T
Startup_PLL the PLL is enabled and starts up. If the PLL is locked, the signal processing
circuit starts up (T
Startup_Sig_Proc). After the start-up time all circuits are in stable condition and
ready to receive.
I
S_Poll
I
P
I
VSINT
I
EXT
++
=
T
Preburst
T
Sleep
T
Startup_PLL
T
Startup_Sig_Proc
T
Bit_check
++
+
≥
T
Sleep
Sleep
1024
T
DCLK
X
Sleep
×
×
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com