Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATA5428-PLSW Datasheet(PDF) 46 Page - ATMEL Corporation

Part # ATA5428-PLSW
Description  UHF ASK/FSK Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATA5428-PLSW Datasheet(HTML) 46 Page - ATMEL Corporation

Back Button ATA5428-PLSW Datasheet HTML 42Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 43Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 44Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 45Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 46Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 47Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 48Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 49Page - ATMEL Corporation ATA5428-PLSW Datasheet HTML 50Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 100 page
background image
46
4841D–WIRE–10/07
ATA5423/ATA5425/ATA5428/ATA5429
7.6
Pin PWR_ON
To switch the transceiver from OFF to IDLE mode, pin PWR_ON must be set to “1” (minimum
0.8
× V
VS2) for at least TPWR_ON (see Figure 7-4). The transceiver recognizes the positive edge,
sets pin N_RESET to low, and switches on DVCC, AVCC and the power supply for external
devices VSOUT.
If V
DVCC exceeds 1.5V (typically) and the XTO is settled, the digital control logic is active and
sets the status bit Power_On to “1” and an interrupt is issued (T
PWR_ON_IRQ_1).
After the voltage on pin VSOUT exceeds 2.3V (typically) and the start-up time of the XTO is
elapsed the output clock on pin CLK is available. Because the enabling of pin CLK is asynchro-
nous, the first clock cycle may be incomplete. N_RESET is set to high if V
VSOUT exceeds 2.38V
(typically) and the XTO is settled.
If the transceiver is in any active mode (IDLE, AUX, RX, RX_Polling, TX), a positive edge on pin
PWR_ON sets Power_On to “1” (after T
PWR_ON_IRQ_2). The state transition Power_On 0 →1 gen-
erates an interrupt. If Power_On is still “1” during the positive edge on pin PWR_ON no interrupt
is issued. Power_On and the interrupt are deleted after reading the status register.
During Power_On = 1, the bits VSOUT_EN and CLK_ON in control register 3 are set to “1”.
Note:
It is not possible to set the transceiver to OFF mode by setting pin PWR_ON to “0”. If pin
PWR_ON is not used, it must be connected to GND.
Figure 7-4.
Timing Pin PWR_ON, Status Bit Power_On
Power_ON
(Status register)
IRQ
CLK
N_RESET
DVCC, AVCC
VSOUT
PWR_ON
OFF
Mode
IDLE
Mode
IDLE, AUX, RX, RX Polling, TX
Mode
T
PWR_ON > TPWR_ON_IRQ_2
T
PWR_ON > TPWR_ON_IRQ_1
T
PWR_ON_IRQ_2
T
PWR_ON_IRQ_1
1.5V (typ)
V
Thres_2 = 2.38V (typ)
V
Thres_1 = 2.V
(typ)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com